### SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996


- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

#### description


These octal transparent D-type latches are designed for 2.7-V to 5.5-V V<sub>CC</sub> operation.

The 'LV573 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54LV573...J OR W PACKAGE SN74LV573...DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LV573 . . . FK PACKAGE (TOP VIEW)



While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV573 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV573 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996


#### **FUNCTION TABLE** (each latch)

	INPUTS	OUTPUT	
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	Z

### logic symbol†



### logic diagram (positive logic)



Pin numbers shown are for DB, DW, J, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 7 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996

### recommended operating conditions (see Note 4)

			SN54L	.V573	SN74LV573		UNIT
			MIN	MAX	MIN	MAX	UNII
Vсс	Supply voltage		2.7	5.5	2.7	5.5	V
V	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		V
VIH	nigri-lever iriput voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.15		3.15		V
V	V <sub>II</sub> Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.65		1.65	V
٧ <sub>I</sub>	Input voltage			VCC	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	V
la	High-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	20	-8		-8	mA
ЮН	r ligh-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	130	-16		-16	ША
la.	Low lovel output ourrent	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	y	8		8	mA
IOL	Low-level output current VCC = 4.5 V to 5.5 V			16		16	ША
$\Delta t/\Delta v$	Input transition rise or fall rate		0	100	0	100	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	,, +	SN54LV573	SN74LV573	UNIT	
PARAMETER	TEST CONDITIONS	v <sub>cc</sub> †	MIN TYP MAX	MIN TYP MAX	UNII	
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2	V <sub>CC</sub> -0.2		
Vон	$I_{OH} = -8 \text{ mA}$	3 V	2.4	2.4	V	
	I <sub>OH</sub> = - 16 mA	4.5 V	3.6	3.6		
	I <sub>OL</sub> = 100 μA	MIN to MAX	0.2	0.2		
$V_{OL}$	I <sub>OL</sub> = 8 mA	3 V	0.4	0.4	V	
	I <sub>OL</sub> = 16 mA	4.5 V	0.55	0.55		
1.	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±1	±1		
łį	VI = VCC OI GIVD	5.5 V	±1	±1	μΑ	
1	Va – Vaa er CND	3.6 V	±5	±5		
loz	$V_O = V_{CC}$ or GND	5.5 V	±5	±5	μΑ	
loo	W = Vee or CND	3.6 V	20	20		
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	500	500	μΑ	
C.	V. Vocas CND	3.3 V	2.5	2.5	~F	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	3	3	pF	
C	Vo – Vo o or CND	3.3 V	7	7	n.F	
Co	VO = VCC or GND	5 V	10	10	pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

### SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN54LV573						
			V <sub>CC</sub> = 5.5 V ± 0.5 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration, LE high	9	2011	<b>N</b> 12	-0	14		ns	
t <sub>su</sub>	Setup time, data before LE↓	4	ROCEN	6	OR.O.	7		ns	
th	Hold time, data after LE↓	4	6/4	6	6	6		ns	

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN74L	.V573			
		V <sub>CC</sub> = 5.5 \ ± 0.5 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		/ V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	9		12		14		ns
t <sub>su</sub>	Setup time, data before LE↓	4		6		7		ns
t <sub>h</sub>	Hold time, data after LE↓	4		6		6		ns

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

						SN54L	.V573				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	_	V <sub>CC</sub> :	$V_{CC}$ = 5 V $\pm$ 0.5 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(1141 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	D	0		9	19	S.	13	23	C.	29	ns
	LE	Q		12	21	EN	19	25	W.J.	31	] "
t <sub>en</sub>	ŌĒ	Q		11	18		16	22		28	ns
<sup>t</sup> dis	ŌĒ	Q		15	21		21	28		29	ns

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


						SN74L	.V573				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC :	= 5 V ± 0	).5 V	VCC =	3.3 V $\pm$	0.3 V	VCC =	2.7 V	UNIT
	( 51)	(6611 61)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
	D	Q		9	19		13	23		29	ns
<sup>t</sup> pd	LE	Q		12	21		19	25		31	113
t <sub>en</sub>	ŌĒ	Q		11	18		16	22		28	ns
<sup>t</sup> dis	ŌE	Q		15	21		21	28		29	ns

# SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996

### operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	vcc	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per latch	Outputs enabled		3.3 V	30		
	Power dissipation capacitance per latch	Outputs disabled	C <sub>I</sub> = 50 pF, f = 10 MHz	0.5 V	14	рF
		Outputs enabled	C <sub>L</sub> = 30 μr,	5 V	36	
		Outputs disabled		3 V	16	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated