# DATA SHEET

## PDI1284P11

3.3V Parallel interface transceiver/buffer

Product specification Supersedes data of 1997 Sep 15





## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### **FEATURES**

- Asynchronous operation
- 8-Bit transceivers
- 6 additional buffer/driver lines peripheral to cable
- 5 additional control lines from cable
- 5V tolerant
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Latch up protection exceeds 500 mA per JEDEC Std 19
- Input Hysteresis
- Low Noise Operation
- IEEE 1284 Compliant Level 1 & 2
- Overvoltage Protection on B/Y side for OFF-state
- A side 3-State option
- B side active or resistive pull up option
- Cable side V<sub>CC</sub> for 5V or 3V operation

#### **DESCRIPTION**

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit, bi-directional, parallel interface for personal computers. The part includes all 19 signal lines defined by the IEEE1284 interface specification for Byte, Nibble, EPP, and ECP modes. The part is designed for hosts or peripherals operating at 3.3V to interface 3.3V or 5.0V devices.

The 8 transceiver pairs (A/B 1-8) allow data transmission from the A bus to the B bus, or from the B bus to the A bus, depending on the state of the direction pin DIR.

The B bus and the Y9-Y13 lines have either totem pole or resistor pull up outputs, depending on the state of the high drive enable pin HD. The A bus has only totem pole style outputs. All inputs are TTL compatible with at least 400mV of input hysteresis at  $V_{CC} = 3.3V$ .

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
$R_D$	B/Y Side output resistance	$V_{CC} = 3.3V; V_{O} = 1.65V \pm 0.2V$ (See Figure 2)	45	Ω
R <sub>PU</sub>	B/Y side pull up resistance	V <sub>CC</sub> = 3.3V; Outputs, resistive pull up	1.4K	Ω
SR	B/Y Side slew rate	$R_L = 62\Omega$ ; $C_L = 50pF$ (See Waveform 4)	0.2	V/ns
I <sub>CC</sub>	Total static current	$V_I = V_{CC}/GND; I_O = 0$	5	μΑ
V <sub>HYS</sub>	Input hysteresis	V <sub>CC</sub> = 3.3V	0.47	V
t <sub>PLH</sub> /t <sub>PHL</sub> A –B/Y	Propagation delay to the B/Y side outputs	V <sub>CC</sub> = 3.3V	12.5/13.9	ns


#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-pin plastic SSOP Type II	0°C to +70°C	PDI1284P11 DL	SOT370-1
48-pin plastic TSSOP Type II	0°C to +70°C	PDI1284P11 DGG	SOT362-1

## 3.3V Parallel interface transceiver/buffer

## PDI1284P11

#### **PIN CONFIGURATION**




## **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
8, 9, 11, 12, 13, 14, 16, 17	A1 - A8	Data inputs/outputs
41, 40, 38, 37, 36, 35, 33, 32	B1 - B8	IEEE 1284 Std. outputs/inputs
2, 3, 4, 5, 6	A9 - A13	Data inputs
47, 46, 45, 44, 43	Y9 - Y3	IEEE 1284 Std. outputs
29, 28, 27, 26	C14 - C17	Control inputs (cable)
20, 21, 22, 23	A19 - A17	Control outputs (peripheral)
1	HD	B/Y-side high drive enable/disable
48	DIR	Direction selection A to B / B to A
19	PLHI	Peripheral logic high input (peripheral)
30	PLHO	Peripheral logic high output (cable)
25	HLHI	Host logic high input (cable)
24	HLHO	Host logic high output (cable)
10, 15, 39	GND	Ground (0V)
7, 18	V <sub>CC</sub>	Positive supply voltage
31, 42	V <sub>CCB</sub>	Cable side power supply voltage 3V/5V
34	OEA	A side output enable

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### LOGIC SYMBOL



#### PINS WITH PULL UP RESISTORS TO LOAD CABLE

PINS	SYMBOL	FUNCTION					
47, 46, 45, 44, 43	Y9 – Y13	Output cable drivers					
41, 40, 38, 37, 36, 35, 33, 32	B1 – B8	Output cable drivers					
29, 28, 27, 26	C14 – C17	External cables control signal input					

#### **FUNCTION TABLE**

DIR	OEA	HD	INPUTS	OUTPUTS	OUTPUT TYPES
Х	Х	Х	C14-17	A14-17	t <sub>P</sub>
Х	Х	Х	HLHI	HLHO	t <sub>P</sub>
Х	Х	L	A9-13	Y9-13	r <sub>P</sub>
Х	Х	Н	A9-13	Y9-13	t <sub>P</sub>
Х	Х	L	PLHI	PLHO	O.C.
Х	Х	Н	PLHI	PLHO	t <sub>P</sub>
Н	Х	L	A1-8	B1-8	r <sub>P</sub>
Н	Х	Н	A1-8	B1-8	t <sub>P</sub>
L	L	Х	B1-8	A1-8	t <sub>P</sub>
L	Н	Х		A1-8	Z*
L	Н	Х	B1-8		r <sub>P*</sub>

Side driving internal IC

Side driving external cable (bidirectional)

Side receiving control signals from internal cable

Side driving external cable (unidirectional)
Don't care – control signals in

X = Z = O.C.= High Z or 3-State Open collector

Totem pole output

Resistive pull up:  $1.4k\Omega$  (nominal) on B/Y/C cable side and  $V_{\rm CC}$ . However, while a B/Y side output is Low as driven by a Low signal on the A side, that particular B/Y side resistor is

switched out to stop current drain from  $V_{CC}$  through it. When DIR = L and  $\overline{OEA}$  = H, the output signal is isolated from the input signal. B1 – 8 signals maintain an  $r_P$  = 1.4k $\Omega$ 

on the input for this mode.

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
	ESD Immunity, per Mil Std 883C method 3015		±1	kV
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
V <sub>CCB</sub>	DC cable supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	±20	mA
lok	DC output diode current	V <sub>O</sub> < 0	±50	mA
V <sub>IN</sub>	DC input voltage <sup>3</sup>		-0.5 to +5.5	V
V <sub>OUT</sub> B/Y	DC output voltage on B/Y side <sup>3</sup>		-0.5 to +5.5	V
V <sub>OUT</sub> B/Y	Transient output voltage on B/Y side <sup>4</sup>	40ns transient	−2 to +7	V
V <sub>OUT</sub> A	DC output voltage on A side		–0.5 to V <sub>CC</sub> +0.5	V
Io	DC output current	Outputs in High or Low state	±50	mA
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
I <sub>CC</sub> /I <sub>GND</sub>	Continuous current through V <sub>CC</sub> or GND		±200	mA

#### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
   V<sub>OUT</sub> B/Y (tr) guarantees only that this part will not be damaged by reflections in application so long as the voltage levels remain in the specified range.

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWIBOL	PARAMETER	MIN	MAX	UNII
V <sub>CC</sub>	DC supply voltage	3.0	3.6	V
V <sub>CCB</sub>	DC cable supply voltage	3.0	5.5	V
V <sub>IH</sub>	High level Input voltage	2.0		V
$V_{IL}$	Low level input voltage		0.8	V
V <sub>OUT</sub> B/Y	B/Y output voltage	-0.5	5.5	V
V <sub>OUT</sub> A	A side output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	B/Y side output current High		-14	mA
I <sub>OL</sub>	B/Y side output current Low		14	mA
T <sub>amb</sub>	Operating free-air temperature range	0	+70	°C

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### DC ELECTRICAL CHARACTERISTICS

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub>	= 0°C to 7	0°C	UNIT
			MIN	TYP	MAX	1
V <sub>HYS</sub> , A, B	Input hysteresis	A, B, control inputs, $V_{CC} = 3.3V$ , $V_{IL} = 0.8$ , $V_{IH} = 2.0$	0.4			V
V <sub>IH</sub> , A, B, PLHI	High-level input voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0			V
V <sub>IL</sub> , A, B, PLHI	Low-level input voltage	V <sub>CC</sub> = 3.0 to 3.6V			0.8	V
V <sub>HYS</sub> , C	Input hysteresis	C Inputs, V <sub>CC</sub> = 3.3V	0.8			V
V <sub>IH</sub> , C	High-level input voltage	C Inputs, V <sub>CC</sub> = 3.0 to 3.6V	2.3			٧
V <sub>IL</sub> C	Low-level input voltage	V <sub>CC</sub> = 3.0 to 3.6V			0.8	V
V <sub>IH</sub> HLH	High-level input voltage	V <sub>CC</sub> = 3.6V	2.6			V
V <sub>IL</sub> HLH	Low-level input voltage	V <sub>CC</sub> = 3.0			1.55	V
RD <sub>P</sub>	Output impedance	$V_{CC}$ = 3.3V, $V_{O}$ = 1.65 $\pm$ 0.1V See Fig. 2	35	45	55	Ω
RD <sub>N</sub>	Output impedance	$V_{CC}$ = 3.3V, $V_{O}$ = 1.65 ±0.1V See Fig. 2	35	45	55	Ω
R <sub>PU</sub>	Pull up resistance	V <sub>CC</sub> = 3.3V, outputs in high Z	1.15	1.4	1.65	kΩ
V <sub>OH</sub> , B/Y	High-level output voltage	$V_{CC} = 3.0V, I_{OH} = -14mA$	2.23			V
V <sub>OL</sub> , B/Y	Low-level output voltage	V <sub>CC</sub> = 3.0V, I <sub>OL</sub> = 14mA		1	0.77	V
V <sub>OH</sub> , A		$I_{OH} = -500\mu A, V_{CC} = 3.0V$	2.8			
and HLH	High-level output voltage	$I_{OH} = -4mA, V_{CC} = 3.0V$	2.4			V
V <sub>OL</sub> , A		$I_{OL} = 50 \mu A, V_{CC} = 3.0 V$			0.2	
and HLH	Low-level output voltage	I <sub>OL</sub> = 4mA, V <sub>CC</sub> = 3.0V			0.4	V
	High-level output voltage	I <sub>OH</sub> = 500μA, V <sub>CC</sub> = 3.15V	3.1			
V <sub>O</sub> PLH	Low-level output voltage	$I_{OL} = 500 \mu A, V_{CC} = 3.0 V$			0.8	V
I <sub>CC</sub>	Quiescent supply current for V <sub>CC</sub> and V <sub>CCB</sub> under all conditions except when B or C inputs are LOW	$V_{CC}$ = 3.6V, $V_{CCB}$ = 3.6V to 5.5V $V_{in}$ = 0 or $V_{CC}$ ; $V_{Bin}$ = $V_{CCB}$ $V_{CCB}$ or Floating		0.1	100	μΑ
		$V_{CC} = V_{CCB} = V_{dir} = 3.6V$ $V_{in} = 0$ or $V_{CC}$ ; $V_{cin} = 0V$		10	15	mA
1 2	Quiescent supply current for VCCB when B or C inputs	$V_{CC} = V_{dir} = 3.6V; V_{CCB} = 5.5V$ $V_{in} = 0 \text{ or } V_{CC}; V_{cin} = 0V$		16	20	
I <sub>CCBL</sub> <sup>2</sup>	are LOW	$V_{CC} = V_{CCB} = 3.6V; V_{dir} = 0V$ $V_{in} = 0 \text{ or } V_{CC}; V_{Bin} = V_{cin} = 0V$		30	40	mA
		$V_{CC} = 3.6V, V_{CCB} = 5.5V; V_{dir} = 0V$ $V_{in} = 0 \text{ or } V_{CC}; V_{Bin} = V_{cin} = 0 V$ 47				
l <sub>off</sub>	Dower off lookers surrent	$V_{O} = 5.5V, V_{CC} = V_{CCB} = 0$			+100	^
C/B/Y side	Power off leakage current	$V_{O} = 5.5V, V_{CC} = 0, V_{CCB} = 4.5V$			±100	μΑ
I <sub>in</sub> 1	Input leakage current	Input leakage current <sup>1</sup> V <sub>in</sub> = 0 to V <sub>CC</sub>			±1	μΑ
I <sub>OZ</sub> 1	3-State output current	V <sub>OUT</sub> = V <sub>CC</sub> or GND			±20	μΑ

#### NOTES:

The pull up resistor on the B side outputs makes it impossible to test I<sub>OZ</sub> on the B side. This applies to the input current on the C side inputs as well.

<sup>2.</sup> Includes extra ICCB current from pull-up resistors, i.e. ICCBL = (#B + #C LOW inputs) \* (VCCB/R<sub>PU</sub>).

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### **AC CHARACTERISTICS**

 $\mbox{GND} = \mbox{OV}, \, t_R = t_F = 3.0 \mbox{ns}, \, C_L = 50 \mbox{pF}, \, R_L = 500 \Omega$ 

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	WAVEFORMS	T <sub>amb</sub> :	= 0°C to +7	70°C	UNIT
				MIN	TYP	MAX	1
tp <sub>LH</sub>	Description delete	Deth A to D on V	0.5	0		20	
tp <sub>HL</sub>	Propagation delay	Path A to B or Y	2, 5	0		20	ns
tp <sub>LH</sub>	Drangation dolay	Path B to A	2.5	0		12	
tp <sub>HL</sub>	Propagation delay	Patri B to A	2, 5	0		12	ns
tp <sub>LH</sub>	Propagation delay	Path C to A	2, 5			15	
tp <sub>HL</sub>	Propagation delay	Paul C to A	2, 5			15	ns
tp <sub>LH</sub>	Propagation delay	Path PLH	2, 5			20	
tp <sub>HL</sub>	Fropagation delay	Fallifli	2, 5			20	ns
tp <sub>LH</sub>	Propagation delay	Path HLH	2, 5			15	
tp <sub>HL</sub>	Fropagation delay	Fallinen	2, 5			15	ns
t <sub>slew</sub>	Slew rate	B or Y side outputs	4	0.05		0.4	V/ns
tp <sub>HZ</sub>	Output enable/	HD to Y or B	3			20	
tp <sub>ZH</sub>	disable time	$R_L = 500\Omega$	3			20	ns
t <sub>DIFF</sub>	Propagation delay difference	HD prop tp <sub>ZH</sub> -tp <sub>HZ</sub>				10	ns
tp <sub>HZ</sub>	Output enable time	HD to PLHO	3			20	
tp <sub>ZH</sub>	Output enable time	$R_L = 500\Omega$				20	ns
tp <sub>HZ</sub>						50	
tp <sub>ZH</sub>	Output enable/	Dir to B R <sub>1</sub> = $250\Omega$	Fig 1.			30	ns
$tp_{LZ}$	disable time	on the B/Y side t <sub>P</sub> load				50	] 115
tp <sub>ZL</sub>						30	
tp <sub>HZ</sub>			1			15	
tp <sub>ZH</sub>	Output enable/	Dir to A	Fig 1.			50	ns
tp <sub>LZ</sub>	disable time	$R_L = 250\Omega$				15	] "
tp <sub>ZL</sub>						50	
tp <sub>HZ</sub>			3			6	
tp <sub>ZH</sub>	Output enable/	OEA to A	Fig 1.			12	ns
tp <sub>LZ</sub>	disable time	$R_L = 250\Omega$				6	
tp <sub>ZL</sub>	7					12	]

## 3.3V Parallel interface transceiver/buffer


PDI1284P11

#### **AC WAVEFORMS**


 $V_{M} = 1.5V$ 

 $V_X = V_{OL} \pm 0.3V$   $V_Y = V_{OH} - 0.3V$ 


 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drops that occur with the output load. (V<sub>CC</sub> never goes below 3.0V).




Waveform 1. Input Bn to output An propagation delays



Waveform 2. **Voltage Waveforms Propagation Delay Times** (A To B) Measured at Output Pin



Waveform 3. 3-State enable and disable times




Waveform 4. Slew Rate Voltage Waveforms on B/Y side (Input pulse rise and fall time are 3ns, 150ns < pulse width < 10 μs, for both a Low to High and a High to Low transition.) Slew Rate measured between 0.4V and 0.9V - rising. Slew Rate measured between 2.4V and 1.9V - falling. Slew Rate measured at  $\rm V_{OUT}$  as specified in Waveform 5.

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### **TEST CIRCUITS AND WAVEFORMS**



#### Waveform 5.




Figure 1. Load Circuitry for Bn to An Switching Times





Figure 2. Output Impedance RD

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT370-1		MO-118AA			<del>93-11-02</del> 95-02-04

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

## TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	
SOT362-1		MO-153ED				<del>-93-02-03</del> 95-02-10

## 3.3V Parallel interface transceiver/buffer

PDI1284P11

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 09-99

Document order number: 9397 750 06421

Let's make things better.

Philips Semiconductors



