Data Sheet

February 19, 2008

FN8181.2

Digitally Controlled Potentiometer (XDCP[™])

intercil

The Intersil X93155 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of the wiper element is controlled by the CS, U/D, and INC inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon during a subsequent power-up operation.

The device is connected as a two-terminal variable resistor and can be used in a wide variety of applications including:

- Bias and Gain Control
- LCD Contrast Adjustment

Pinout

Features

- Solid-state potentiometer
- Up/Down interface
- · 32 wiper tap points per potentiometer
 - Wiper position stored in nonvolatile memory and recalled on power-up
- 31 resistive elements per potentiometer
 - Temperature compensated
 - Maximum resistance tolerance ±25%
 - Terminal voltage, 0 to V_{CC}
- Low power CMOS
 - $V_{CC} = 5V \pm 10\%$
 - Active current, 200µA typ.
 - Standby current, 2.0µA max
- · High reliability
 - Endurance 200,000 data changes per bit
 - Register data retention, 100 years

X93155 R_{TOTAL} value = 50kΩ (8 LD MSOP) TOP VIEW Packages Pb-free available (RoHS complian CS U/D 7 RL Rн 6 NC Vss L 5

*NC can be left unconnected, or connected to any voltage between VSS and V_{CC}.


Ordering Information

| PART NUMBER | PART MARKING | V _{CC} LIMITS (V) | R _{TOTAL} (kΩ) | TEMP RANGE (°C) | PACKAGE | PKG DWG. # |
|---------------------|--------------|----------------------------|-------------------------|--------------------|------------------------|------------|
| X93155UM8I* | AGM | 5 ±10% | 50 | -40 to +85 | 8 Ld MSOP | M8.118 |
| X93155UM8IZ* (Note) | DCH | | | -40 to +85 | 8 Ld MSOP (Pb-free) | M8.118 |

*Add "T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Block Diagram



Pin Descriptions

| MSOP | SYMBOL | BRIEF DESCRIPTION | | | |
|------|-----------------|--|--|--|--|
| 1 | INC | Increment (INC) . The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input. | | | |
| 2 | UJ | Viv/b/wn ($U\overline{z}$, The U/ $\overline{2}$ input controls the direction of the wipe imprement and whether the counter is incremented or because mented. | | | |
| 3 | R _H | $\mathbf{R}_{\mathbf{H}}$. The $\mathbf{R}_{\mathbf{H}}$ and $\mathbf{R}_{\mathbf{L}}$ pins of the X93155 are equivalent to the end terminals of a variable resistor. | | | |
| 4 | V _{SS} | Ground. | | | |
| 5 | NC | o Connection (or can be connected to any voltage between V_{SS} and V_{CC} .) | | | |
| 6 | RL | L. The R_H and R_L pins of the X93155 are equivalent to the end terminals of a variable resistor. | | | |
| 7 | CS | hip Select (\overline{CS}). The device is selected when the \overline{CS} input is LOW. The current counter value is stored in nonvolatile nemory when \overline{CS} is returned HIGH while the INC input is also HIGH. After the store operation is complete, the X93155 ill be placed in the low power standby mode until the device is selected once again. | | | |
| 8 | V _{CC} | Supply Voltage. | | | |

Absolute Maximum Ratings

| Voltage on CS, INC, U/D, R _H , R _L and V _{CC} | |
|--|--|
| with respect to V _{SS} 1V to +6.5V | |
| Maximum resistor current | |

Recommended Operating Conditions

Temperature Range

| Industrial40°C to +85°C |
|-------------------------|
| Supply Voltage |
| V _{CC} |

Thermal Information

| Temperature under bias6 | 5°C to +135°C |
|--|-----------------|
| Storage temperature6 | 5°C to +150°C |
| Maximum reflow temperature (40s) | +240°C |
| Pb-free reflow profile | .see link below |
| http://www.intersil.com/pbfree/Pb-FreeReflow.asp | |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 1. Absolute linearity is utilized to determine actual wiper resistance versus expected resistance = $(R_{H(n)}(actual)-R_{H(n)}(expected)) = \pm 1$ MI Maximum. n = 1 .. 29 only
- 2. Relative linearity is a measure of the error in step size between taps = $R_{H(n+1)}$ —[$R_{H(n)}$ + MI] = ±0.5 MI, n = 1 ... 29 only.
- 3. 1 MI = Minimum Increment = $R_{TOT}/31$.
- 4. Typical values are for $T_A = +25^{\circ}C$ and nominal supply voltage.
- 5. Limits established by characterization and are not production tested.
- 6. When performing multiple write operations, V_{CC} must not decrease by more than 150mV from its initial value.
- 7. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

Potentiometer Specifications Over recommended operating conditions, unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS/NOTES | MIN (Note 7) | TYP (Note 4) | MAX (Note 7) | UNIT |
|--|--|--|-----------------|-----------------|-----------------|-----------------|
| R _{TOT} | End-to-end Resistance | | 37.5 | 50 | 62.5 | kΩ |
| V _R | R A Fu iefiningi Voltages | | tΩ | rsi | V _{CC} | V |
| | Power Rating | R _{TOTAL} =50ks2 | | | 1 | mW (Note 5) |
| | Noise | Ref: 1kHz | | -120 | | dBV (Note 5) |
| I _R | Potentiometer Current | (Note 5) | | | 0.6 | mA |
| | Resolution | | | 3 | | % |
| | Absolute linearity (Note 1) | R _{H(n)(actual)} -R _{H(n)(expected)} | | | ±1 | MI (Note 3) |
| | Relative linearity (Note 2) | R _{H(n+1)} -[R _{H(n)+MI}] | | | ±0.5 | MI (Note 3) |
| | R _{TOTAL} Temperature Coefficient | (Note 5) | | ±35 | | ppm/°C |
| C _H /C _L /C _W | Potentiometer Capacitances | See "Circuit #2 SPICE Macro Model" on page 4 | | 10/10/25 | | pF (Note 5) |

DC Electrical Specifications Over recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 7) | TYP (Note 4) | MAX (Note 7) | UNIT |
|------------------|--|--|-----------------|-----------------|-----------------|------|
| I _{CC1} | V _{CC} Active Current (Increment) | $\overline{\frac{CS}{INC}} = V_{IL}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and }$ $\overline{INC} = 0.4V @ \text{ max. } t_{CYC}$ | | 200 | 300 | μA |
| I _{CC2} | V _{CC} Active Current (Store) (EEPROM Store) | $\overline{\frac{CS}{INC}} = V_{IH}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and}$ $\overline{INC} = V_{IH} @ \text{ max. } t_{WR}$ | | | 1400 | μA |
| I _{SB} | Standby Supply Current | $\overline{CS} = V_{CC} - 0.3V$, U/ \overline{D} and $\overline{INC} = V_{SS}$ or $V_{CC} - 0.3V$ | | | 2.0 | μA |
| ILI | CS | $V_{\overline{CS}} = V_{CC}$ | | | ±1 | μA |

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 7) | TYP (Note 4) | MAX (Note 7) | UNIT |
|-----------------------------|--|--|-----------------------|-----------------|-----------------------|------|
| ILI | CS | $V_{CC} = 5V, \overline{CS} = 0$ | 120 | 200 | 250 | μA |
| ILI | INC, U/D Input Leakage Current | $V_{IN} = V_{SS}$ to V_{CC} | | | ±1 | μA |
| VIH | CS, INC, U/D Input HIGH Voltage | | V _{CC} x 0.7 | | V _{CC} + 0.5 | V |
| VIL | \overline{CS} , \overline{INC} , U/ \overline{D} Input LOW Voltage | | -0.5 | | V _{CC} x 0.1 | V |
| C _{IN} (Note 5) | CS, INC, U/D Input Capacitance | $V_{CC} = 5V$, $V_{IN} = V_{SS}$, $T_A = +25^{\circ}C$, f = 1MHz | | | 10 | pF |

DC Electrical Specifications Over recommended operating conditions unless otherwise specified. (Continued)

Endurance and Data Retention

| PARAMETER | MIN | UNIT |
|-------------------|---------|----------------------|
| Minimum endurance | 200,000 | Data changes per bit |
| Data retention | 100 | Years |

Test Circuit #1

TEST POINT $\downarrow \downarrow \pm 10pF$ $\downarrow 10pF$

R_H

Circuit #2 SPICE Macro Model

Сн

RTOTAL

Cw

₽RL

 C_L

10pF

50

10

| | | 0 10 5 1 |
|--------------|---------------------------|----------|
| www.BDTIC.co | Input rise and fall times | 10ns |

1

5

MIN TYP MAX SYMBOL PARAMETER (Note 7) (Note 4) (Note 7) UNIT CS to INC Setup 100 ns tCI INC HIGH to U/D Change 100 ns t_{ID} U/D to INC Setup 100 ns t_{DI} INC LOW Period 1 μs t_{IL} INC HIGH Period 1 t_{IH} μs INC Inactive to CS Inactive 1 tIC μs CS Deselect Time (No Store) 250 ^tCPH ns CS Deselect Time (Store) 10 t_{CPH} ms INC Cycle Time tCYC 2 μs INC Input Rise and Fall time t_{R,} t_F (Note 5) 500 μs

AC Electrical Specifications Over recommended operating conditions, unless otherwise specified.

V_{CC} Power-up Rate

Store Cycle


t_R V_{CC} (Note 5)

t_{WR}

V/ms

ms

AC Timing



Power-up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H and V_L, i.e., V_{CC} \ge V_H,V_L. The V_{CC} ramp rate specification is always in effect.

Pin Descriptions

R_H and R_L

The R_H and R_L pins of the X93155 are equivalent to the end terminals of a variable registor. The minimum volt ge is V_{SS} and the maximum is V_{OC}. The terminal boy of R_H and P_L references the relative position of the terminal in relation to wiper movement direction selected by the U/ \overline{D} input.

Up/Down (U/D)

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented or decremented.

Increment (INC)

The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\text{CS}}$ is returned HIGH while the $\overline{\text{INC}}$ input is also HIGH. After the store operation is complete, the X93155 will be placed in the low power standby mode until the device is selected once again.

Principles of Operation

There are three sections of the X93155: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the

5

resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper. The wiper is connected to the R_L terminal, forming a variable resistor from R_H to R_L.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when the kinet to either extreme to solve the solution of the solution of the solution.

If the wiper is moved several positions, multiple taps are connected to the wiper for up to 10µs. The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

Instructions and Programming

The \overline{INC} , U/\overline{D} and \overline{CS} inputs control the movement of the wiper along the resistor array. With \overline{CS} set LOW, the device is selected and enabled to respond to the U/\overline{D} and \overline{INC} inputs. HIGH to LOW transitions on \overline{INC} will increment or decrement (depending on the state of the U/\overline{D} input) a five bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever \overline{CS} transitions HIGH while the \overline{INC} input is also HIGH. In order to avoid an accidental store during power-up, \overline{CS} must go HIGH with V_{CC} during initial power-up. When left open, the \overline{CS} pin is internally pulled up to V_{CC} by an internal 30k Ω resistor.

The system may select the X93155, move the wiper and deselect the device without having to store the latest wiper

position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep INC LOW while taking CS HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the CS pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation, minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

Mode Selection

| CS | INC | U/D | MODE | three powerful application advantages: |
|----|-----|-----|------------------------------|---|
| L | | н | Wiper Up | 1. The variability and reliability of a solid-sta |
| L | | L | Wiper Down | 2. The flexibility of computer-based digital |
| | Н | Х | Store Wiper Position | 3. The retentivity of nonvolatile memory use |
| н | Х | Х | Standby Current | of multiple potentiometer settings or dat |
| | L | х | No Store, R aurn to Standby | oom / lotoroil |
| | L | WV | Woler Up (rot)econimender) | com/Intersil |
| | L | L | Wiper Down (not recommended) | |


Symbol Table

| WAVEFORM | INPUTS | OUTPUTS |
|----------|-----------------------------------|-------------------------------------|
| | Must be steady | Will be steady |
| _//// | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| | Don't Care: Changes Allowed | Changing: State Not Known |
| | N/A | Center Line is High Impedance |
| | | |

Applications Information


Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages:

- 1. The variability and reliability of a solid-state potentiometer
- 2. The flexibility of computer-based digital controls
- 3. The retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data




Two terminal variable resistor.


Low Voltage High Impedance Instrumentation Amplifier




Micro-Power LCD Contrast Control



Single Supply Variable Gain Amplifier





Mini Small Outline Plastic Packages (MSOP) M8.118 (JEDEC MO-187AA)

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

| | INCHES | | MILLIMETERS | | |
|--------|----------------|-----------------|----------------|-----------------|-------|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| А | 0.037 | 0.043 | 0.94 | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.030 | 0.037 | 0.75 | 0.95 | - |
| b | 0.010 | 0.014 | 0.25 | 0.36 | 9 |
| С | 0.004 | 0.008 | 0.09 | 0.20 | - |
| D | 0.116 | 0.120 | 2.95 | 3.05 | 3 |
| E1 | 0.116 | 0.120 | 2.95 | 3.05 | 4 |
| е | 0.026 BSC | | 0.65 BSC | | - |
| Е | 0.187 | 0.199 | 4.75 | 5.05 | - |
| L | 0.016 | 0.028 | 0.40 | 0.70 | 6 |
| L1 | 0.037 REF | | 0.95 REF | | - |
| Ν | 8 | | 8 | | 7 |
| R | 0.003 | - | 0.07 | - | - |
| R1 | 0.003 | - | 0.07 | - | - |
| 0 | 5 ⁰ | 15 ⁰ | 5 ⁰ | 15 ⁰ | - |
| α | 0 ⁰ | 6 ⁰ | 0 ⁰ | 6 ⁰ | - |

NOTES:

- com/Intersil 1. These package pir JEDEC MO-18
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane - H -
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries

For information regarding Intersil Corporation and its products, see www.intersil.com

