FAIRCHILD

SEMICONDUCTOR

FST16210 20-Bit Bus Switch

General Description

The Fairchild Switch FST16210 provides 20-Bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When $\overline{\text{OE}}_1$ is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{\text{OE}}_2$ is LOW, Port 2A is connected to Port 2B.


Ordering Code:

Order Number	Package Number	Package Description					
FST16210MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

Connection Diagram

NC -		48	- OE,
1A ₁	2	47	
1A2 -	3	46	- 1B1
1A3	4	45	- 1B2
1A4	5	44	- 1 B ₃
1A5 -	6	43	184
1A6	7	42	18 ₅
GND -	8	41	- GND
1A7 —	9	40	- 18 ₆
1A ₈	10	39	- 1B7
	11	38	- 1B ₈
1A ₁₀ -	12	37	— 1Bg
2 A ₁ —	13	36	- ¹⁸ 10
2A2	14	35	— 28 ₁
V _{CC} —	15	34	- 2B ₂
2A3-	16	33	_ 2B ₃
GND —	17	32	- GND
-	18	31	- 2B ₄
~	19	30	— 2B ₅
2A ₆ —	20	29	- 28 ₆
² A ₇	21	28	—2В ₇
2Ag	22	27	-28 ₈
2Ag	23	26	-2Bg
2A ₁₀ —	24	25	28 _{1.0}

Logic Diagram



Truth Table

its	Inputs/Outputs				
OE ₂	1A, 1B	2A, 2B			
L	1A = 1B	2A = 2B			
н	1A = 1B	Z			
L	Z	2A = 2B			
н	Z	Z			
	L	L 1A = 1B H 1A = 1B			

Pin Descriptions

Pin Name	Description		
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables		
1A, 2A	Bus A		
1B, 2B	Bus B		



FST16210 20-Bit Bus Switch

Features

- 4Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Revised December 1999

November 1998

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

	Parameter	V _{CC} (V)	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
Symbol			Min	Typ (Note 4)	Мах	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
l _l	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	$V_{IN} = 5.5V$
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter		$T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$				Conditions	Figure No.
Symbol		V _{CC} = 4	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Conditions	i igure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1, Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1, Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1, Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	6		pF	$V_{CC}, \overline{OE} = 5.0V$


Note 7: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50 Ω source terminated in 50 Ω Note: CL includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500$ ns





FST16210



www.fairchildsemi.com