# Micropower 150 mA LDO Linear Regulators with ENABLE, DELAY, RESET, and Monitor Flag

The NCV8501 is a family of precision micropower voltage regulators. Their output current capability is 150 mA. The family has output voltage options for adjustable, 2.5 V, 3.3 V, 5.0 V, 8.0 V, and 10 V.

The output voltage is accurate within  $\pm$  2.0% with a maximum dropout voltage of 0.6 V at 150 mA. Low quiescent current is a feature drawing only 90  $\mu$ A with a 100  $\mu$ A load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active  $\overline{RESET}$  (with DELAY), and a flag monitor which can be used to provide an early warning signal to the microprocessor of a potential impending  $\overline{RESET}$  signal. The use of the flag monitor allows the microprocessor to finish any signal processing before the  $\overline{RESET}$  shuts the microprocessor down.

The active  $\overline{RESET}$  circuit operates correctly at an output voltage as low as 1.0 V. The  $\overline{RESET}$  function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits.

The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments. The device has also been optimized for EMC conditions.

#### **Features**

- Output Voltage Options: Adjustable, 2.5 V, 3.3 V, 5.0 V, 8.0 V, 10 V
- ± 2.0% Output
- Low 90 μA Quiescent Current
- Fixed or Adjustable Output Voltage
- Active RESET
- ENABLE
- 150 mA Output Current Capability
- Fault Protection
  - +60 V Peak Transient Voltage
  - − −15 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- Early Warning through FLAG/MON Leads



### ON Semiconductor®

http://onsemi.com





SO-8 D SUFFIX CASE 751



SOIC 16 LEAD WIDE BODY EXPOSED PAD PDW SUFFIX CASE 751R

#### **MARKING DIAGRAMS**





= Voltage Ratings as Indicated Below:

A = Adjustable

2 = 2.5 V

3 = 3.3 V

5 = 5.0 V

8 = 8.0 V0 = 10 V

A = Assembly Location

WL, L = Wafer Lot


YY, Y = Year

WW, W = Work Week


#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

#### PIN CONNECTIONS, ADJUSTABLE OUTPUT



#### PIN CONNECTIONS, FIXED OUTPUT






Figure 1. Application Diagram

#### **MAXIMUM RATINGS\***†

Ra	ating	Value	Unit
V <sub>IN</sub> (DC)		-15 to 45	V
Peak Transient Voltage (46 V Load Dump @ V <sub>IN</sub> = 1	14 V)	60	V
Operating Voltage		45	V
Voltage Range (RESET, FLAG)		-0.3 to 10	٧
Input Voltage Range (MON)		-0.3 to 10	٧
Input Voltage Range (ENABLE)		-0.3 to 10**	V
ESD Susceptibility (Human Body Model)		2.0	kV
Junction Temperature, T <sub>J</sub>		-40 to +150	°C
Storage Temperature, T <sub>S</sub>		-55 to 150	°C
	-to–Case, R <sub>θJC</sub> -to–Ambient, R <sub>θJA</sub>	45 165	°C/W
Package Thermal Resistance, SOW-16 E PAD:	Junction–to–Case, $R_{\theta JC}$ Junction–to–Ambient, $R_{\theta JA}$ Junction–to–Pin, $R_{\theta JP}$ (Note 1)	15 56 35	°C/W °C/W °C/W
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 2)	230 peak	°C

<sup>1.</sup> Measured to pin 16.

**ELECTRICAL CHARACTERISTICS** ( $I_{OUT} = 1.0 \text{ mA}$ , ENABLE = 5.0 V,  $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ ;  $-40^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$ ;  $V_{IN}$  dependent on voltage option (Note 3); unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
Output Stage					
Output Voltage for 2.5 V Option	<b>6.5 V &lt; V</b> <sub>IN</sub> <b>&lt; 16 V</b> , 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA 5.5 V < V <sub>IN</sub> <b>&lt; 26 V</b> , 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA	2.450 2.425	2.5 2.5	2.550 2.575	V V
Output Voltage for 3.3 V Option	7.3 V < $V_{IN}$ < 16 V, 100 $\mu$ A $\leq$ $I_{OUT}$ $\leq$ 150 mA 5.5 V < $V_{IN}$ < 26 V, 100 $\mu$ A $\leq$ $I_{OUT}$ $\leq$ 150 mA	3.234 3.201	3.3 3.3	3.366 3.399	V V
Output Voltage for 5.0 V Option	<b>9.0 V &lt; V</b> <sub>IN</sub> <b>&lt; 16 V</b> , 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA 6.0 V < V <sub>IN</sub> <b>&lt; 26 V</b> , 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA	4.90 4.85	5.0 5.0	5.10 5.15	V V
Output Voltage for 8.0 V Option	$9.0 \text{ V} < \text{V}_{\text{IN}} < 26 \text{ V}, 100  \mu\text{A} \le \text{I}_{\text{OUT}} \le 150 \text{ mA}$	7.76	8.0	8.24	V
Output Voltage for 10 V Option	11 V < $V_{IN}$ < 26 V, 100 $\mu$ A $\leq$ $I_{OUT}$ $\leq$ 150 mA	9.7	10	10.3	V
Output Voltage for Adjustable Option	$V_{OUT} = V_{ADJ}$ (Unity Gain) 6.5 V < $V_{IN}$ < 16 V, 100 $\mu$ A < $I_{OUT}$ < 150 mA 5.5 V < $V_{IN}$ < 26 V, 100 $\mu$ A < $I_{OUT}$ < 150 mA	1.254 1.242	1.280 1.280	1.306 1.318	V V
Dropout Voltage (V <sub>IN</sub> – V <sub>OUT</sub> ) (5.0 V, 8.0 V, 10 V, and Adj. > 5.0 V Options Only)	I <sub>OUT</sub> = 150 mA I <sub>OUT</sub> = 1.0 mA		400 100	600 150	mV mV
Load Regulation	V <sub>IN</sub> = 14 V, 5.0 mA ≤ I <sub>OUT</sub> ≤ 150 mA	-30	5.0	30	mV
Line Regulation	[V <sub>OUT</sub> (typ) + 1.0] < V <sub>IN</sub> < 26 V, I <sub>OUT</sub> = 1.0 mA	-	15	60	mV
Quiescent Current, Low Load 2.5 V Option 3.3 V Option 5.0 V Option 8.0 V Option 10 V Option	$I_{OUT}$ = 100 $\mu$ A, $V_{IN}$ = 12 V, MON = $V_{OUT}$	- - - -	90 90 90 100	125 125 125 150 150	μΑ μΑ μΑ μΑ
Adjustable Option		_	50	75	μΑ

<sup>3.</sup> Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type.

<sup>2. 60</sup> second maximum above 183°C.

<sup>\*</sup>The maximum package power dissipation must be observed.

<sup>†</sup>During the voltage range which exceeds the maximum tested voltage of V<sub>IN</sub>, operation is assured, but not specified. Wider limits may apply. Thermal dissipation must be observed closely.

<sup>\*\*</sup>Reference Figure 12 for switched-battery ENABLE application.

 $\textbf{ELECTRICAL CHARACTERISTICS (continued)} \; (I_{OUT} = 1.0 \; \text{mA}, \; \text{ENABLE} = 5.0 \; \text{V}, \; -40 ^{\circ}\text{C} \leq T_{A} \leq 125 ^{\circ}\text{C}; \; -40 ^{\circ}\text{C} \leq T_{J} \leq 150 ^{\circ}\text{C}; \; -40 ^{\circ}\text{C} \leq T_{A} \leq 125 ^{\circ}\text{C}; \; -40 ^{\circ}\text{C} \leq 125 ^{\circ}\text{C$  $V_{\mbox{\scriptsize IN}}$  dependent on voltage option (Note 4); unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Max	Unit	
Output Stage						
Quiescent Current, Medium Load All Options	I <sub>OUT</sub> = 75 mA, V <sub>IN</sub> = 14 V, MON = V <sub>OUT</sub>	-	4.0	6.0	mA	
Quiescent Current, High Load All Options	$I_{OUT}$ = 150 mA, $V_{IN}$ = 14 V, MON = $V_{OUT}$	_	12	19	mA	
Quiescent Current, (I <sub>Q</sub> ) Sleep Mode	ENABLE = 0 V, V <sub>IN</sub> = 12 V	-	12	30	μΑ	
Current Limit	-	160	300	-	mA	
Short Circuit Output Current	V <sub>OUT</sub> = 0 V	40	190	_	mA	
Thermal Shutdown	(Guaranteed by Design)	150	180	_	°C	
Reset Function (RESET)						
RESET Threshold for 2.5 V Option HIGH (V <sub>RH</sub> ) LOW (V <sub>RL</sub> )	$5.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 26 \text{ V (Note 5)}$ V <sub>OUT</sub> Increasing V <sub>OUT</sub> Decreasing	2.28 2.25	2.350 2.300	0.98 × V <sub>OUT</sub> 0.97 × V <sub>OUT</sub>	V V	
RESET Threshold for 3.3 V Option HIGH (V <sub>RH</sub> ) LOW (V <sub>RL</sub> )	$5.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 26 \text{ V (Note 5)}$ $\text{V}_{\text{OUT}}$ Increasing $\text{V}_{\text{OUT}}$ Decreasing	3.00 2.97	3.102 3.036	$0.98 \times V_{OUT} \\ 0.97 \times V_{OUT}$	V V	
RESET Threshold for 5.0 V Option HIGH (V <sub>RH</sub> ) LOW (V <sub>RL</sub> )	V <sub>OUT</sub> Increasing V <sub>OUT</sub> Decreasing	4.55 4.50	4.70 4.60	$0.98 \times V_{OUT}$ $0.97 \times V_{OUT}$	V V	
RESET Threshold for 8.0 V Option HIGH (V <sub>RH</sub> ) LOW (V <sub>RL</sub> )	V <sub>OUT</sub> Increasing V <sub>OUT</sub> Decreasing	6.86 6.80	7.52 7.36	$0.98 \times V_{OUT} \\ 0.97 \times V_{OUT}$	V V	
RESET Threshold for 10 V Option HIGH (V <sub>RH</sub> ) LOW (V <sub>RL</sub> )	V <sub>OUT</sub> Increasing V <sub>OUT</sub> Decreasing	8.60 8.50	9.40 9.20	$0.98 \times V_{OUT} \\ 0.97 \times V_{OUT}$	V V	
Output Voltage Low (V <sub>RLO</sub> ) Low (V <sub>R(PEAK)</sub> )	1.0 V ≤ V <sub>OUT</sub> ≤ V <sub>RL</sub> , R <sub>RESET</sub> = 10 k V <sub>OUT</sub> , Power up, Power down		0.1 0.6	0.4 1.0	V V	
DELAY Switching Threshold (V <sub>DT</sub> )	_	1.4	1.8	2.2	V	
DELAY Low Voltage	V <sub>OUT</sub> < RESET Threshold Low(min)	_	_	0.1	٧	
DELAY Charge Current	DELAY = 1.0 V, V <sub>OUT</sub> > V <sub>RH</sub>	1.5	2.5	3.5	μΑ	
DELAY Discharge Current	DELAY = 1.0 V, V <sub>OUT</sub> = 1.5 V	5.0	-	_	mA	
FLAG/Monitor						
Monitor Threshold	Increasing and Decreasing	1.10	1.20	1.31	V	
Hysteresis	_	20	50	100	mV	
Input Current	MON = 2.0 V	-0.5	0.1	0.5	μΑ	
Output Saturation Voltage	MON = 0 V, I <sub>FLAG</sub> = 1.0 mA	_	0.1	0.4	V	
Voltage Adjust (Adjustable Output	only)					
Input Current	V <sub>ADJ</sub> = 1.28 V	-0.5	_	0.5	μΑ	
ENABLE						
Input Threshold	Low High	3.0	_ _	0.5 _	V V	
Input Current	ENABLE = 5.0 V	-5.0	_	+5.0	μΑ	

 <sup>4.</sup> Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type.
 5. For V<sub>IN</sub> ≤ 5.5 V, a RESET = Low may occur with the output in regulation.

#### PACKAGE PIN DESCRIPTION, ADJUSTABLE OUTPUT

Package I	Pin Number			
SOW-16 SO-8 E PAD Pin Symbol		Pin Symbol	Function	
1	7	$V_{IN}$	Input Voltage.	
2	8	MON	Monitor. Input for early warning comparator. If not needed connect to V <sub>OUT</sub> .	
3	9	ENABLE	ENABLE control for the IC. A high powers the device up.	
4	3–6, 10–12, 14, 15	NC	No connection.	
5	13	GND	Ground. All GND leads must be connected to Ground.	
6	16	FLAG	Open collector output from early warning comparator.	
7	1	$V_{ADJ}$	Voltage Adjust. A resistor divider from V <sub>OUT</sub> to this lead sets the output voltage.	
8	2	V <sub>OUT</sub>	±2.0%, 150 mA output.	

#### PACKAGE PIN DESCRIPTION, FIXED OUTPUT

Package F	Package Pin Number			
SO-8			Function	
1	7	$V_{IN}$	Input Voltage.	
2	8	MON	Monitor. Input for early warning comparator. If not needed connect to V <sub>OUT</sub> .	
3	9	ENABLE	ENABLE control for the IC. A high powers the device up.	
4	10	DELAY	Timing capacitor for RESET function.	
5	13	GND	Ground. All GND leads must be connected to Ground	
6	16	RESET	Active reset (accurate to V <sub>OUT</sub> ≥ 1.0 V)	
7	1	FLAG	Open collector output from early warning comparator.	
8	2	V <sub>OUT</sub>	±2.0%, 150 mA output.	
_	3–6, 11, 12, 14, 15	NC	No connection.	

#### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 2. Output Voltage vs Temperature

Figure 3. Output Voltage vs Temperature


#### TYPICAL PERFORMANCE CHARACTERISTICS



 $V_{IN} = 12 \ V$ 12 10 +125°C I<sub>Q</sub> (mA) +25°C 6 40°C 4 2 0 15 30 45 75 90 105 120 135 140 I<sub>OUT</sub> (mA)

Figure 4. Quiescent Current vs Output Current

Figure 5. Quiescent Current vs Output Current







Figure 6. Quiescent Current vs Input Voltage

Figure 7. Quiescent Current vs Input Voltage






Figure 8. Dropout Voltage vs Output Current

Figure 9. Sleep Mode  $I_Q$  vs Temperature




Figure 10. Block Diagram

#### CIRCUIT DESCRIPTION

#### **REGULATOR CONTROL FUNCTIONS**

The NCV8501 contains the microprocessor compatible control function  $\overline{RESET}$  (Figure 11).




Figure 11. Reset and Delay Circuit Wave Forms

#### **RESET** Function

A  $\overline{RESET}$  signal (low voltage) is generated as the IC powers up until  $V_{OUT}$  is within 6.0% of the regulated output voltage, or when  $V_{OUT}$  drops out of regulation, and is lower than 8.0% below the regulated output voltage. Hysteresis is included in the function to minimize oscillations.

The  $\overline{RESET}$  output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the  $\overline{RESET}$  signal is valid for  $V_{OUT}$  as low as 1.0 V.

#### **ENABLE Function**

The part stays in a low  $I_Q$  sleep mode when the ENABLE pin is held low. The part has an internal pull down if the pin is left floating. This is intended for failure modes only. An external connection (active pulldown, resistor, or switch) for normal operation is recommended.

The integrity of the ENABLE pin allows it to be tied directly to the battery line through an external resistor. It will withstand load dump potentials in this configuration.




Figure 12. ENABLE Function

#### **DELAY Function**

The reset delay circuit provides a programmable (by external capacitor) delay on the  $\overline{RESET}$  output lead.

The DELAY lead provides source current (typically  $2.5\,\mu A$ ) to the external DELAY capacitor during the following proceedings:

- 1. During Power Up (once the regulation threshold has been verified).
- 2. After a reset event has occurred and the device is back in regulation. The DELAY capacitor is discharged when the regulation (RESET threshold) has been violated. This is a latched incident. The capacitor will fully discharge and wait for the device to regulate before going through the delay time event again.

#### FLAG/Monitor Function

An on-chip comparator is provided to perform an early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the FLAG pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the bandgap reference. The actual trip point can be programmed externally using a resistor divider to the input monitor (MON) (Figure 13).




Figure 13. Flag/Monitor Function

#### Voltage Adjust

Figure 14 shows the device setup for a user configurable output voltage. The feedback to the  $V_{ADJ}$  pin is taken from a voltage divider referenced to the output voltage. The loop is balanced around the Unity Gain threshold (1.28 V typical).




Figure 14. Adjustable Output Voltage

#### **APPLICATION NOTES**




Figure 15. Additional Output Current

#### **Adding Capability**

Figure 15 shows how the adjustable version of parts can be used with an external pass transistor for additional current capability. The setup as shown will provide greater than 1 Amp of output current.

#### FLAG MONITOR

Figure 16 shows the FLAG Monitor waveforms as a result of the circuit depicted in Figure 13. As the output voltage falls ( $V_{OUT}$ ), the Monitor threshold is crossed. This causes the voltage on the  $\overline{FLAG}$  output to go low sending a warning signal to the microprocessor that a  $\overline{RESET}$  signal may occur in a short period of time.  $T_{WARNING}$  is the time the microprocessor has to complete the function it is currently working on and get ready for the  $\overline{RESET}$  shutdown signal.





Figure 16. FLAG Monitor Circuit Waveform



\*C<sub>IN</sub> required if regulator is located far from the power supply filter

\*\*C<sub>OUT</sub> required for stability. Capacitor must operate at minimum
temperature expected

Figure 17. Test and Application Circuit Showing Output Compensation

#### SETTING THE DELAY TIME

The delay time is controlled by the Reset Delay Low Voltage, Delay Switching Threshold, and the Delay Charge Current. The delay follows the equation:

$$t_{DELAY} = \frac{[C_{DELAY}(V_{dt} - Reset Delay Low Voltage)]}{Delay Charge Current}$$

Example:

Using  $C_{DELAY} = 33 \text{ nF}$ .

Assume reset Delay Low Voltage = 0.

Use the typical value for  $V_{dt} = 1.8 \text{ V}$ .

Use the typical value for Delay Charge Current =  $2.5 \,\mu\text{A}$ .

$$t_{DELAY} = \frac{[33 \, nF(1.8 \, - \, 0)]}{2.5 \, \mu A} = 23.8 \; ms$$

#### STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor C<sub>OUT</sub> shown in Figure 17 should work for most applications, however it is not necessarily the optimized solution.

# CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 18) is:

$$PD(max) = [VIN(max) - VOUT(min)]IOUT(max) + VIN(max)IQ$$
 (1)

where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT\left(max\right)}$  is the maximum output current for the application, and

 $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\Theta JA}$  can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
 (2)

The value of  $R_{\Theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\Theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below  $150^{\circ}C.$ 

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 18. Single Output Regulator with Key Performance Parameters Labeled




Figure 19. 16 Lead SOW (Exposed Pad), ⊖JA as a Function of the Pad Copper Area (2 oz. Cu Thickness), Board Material = 0.0625" G-10/R-4

#### **HEAT SINKS**

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\Theta IA}$ :

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
 (3)

where:

 $R_{\Theta JC}$  = the junction-to-case thermal resistance,

 $R_{\Theta CS}$  = the case–to–heatsink thermal resistance, and

 $R_{\Theta SA}$  = the heatsink-to-ambient thermal resistance.


 $R_{\Theta JC}$  appears in the package section of the data sheet. Like  $R_{\Theta JA},$  it too is a function of package type.  $R_{\Theta CS}$  and  $R_{\Theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

## ORDERING INFORMATION

Device	Output Voltage	Package	Shipping
NCV8501DADJ		00.0	98 Units/Rail
NCV8501DADJR2	A diversala la	SO-8	2500 Tape & Reel
NCV8501PDWADJ	Adjustable	90W 40 Farana d Bard	47 Units/Rail
NCV8501PDWADJR2		SOW-16 Exposed Pad	1000 Tape & Reel
NCV8501D25		00.0	98 Units/Rail
NCV8501D25R2	7	SO-8	2500 Tape & Reel
NCV8501PDW25	2.5 V	90W 40 Farana d Bard	47 Units/Rail
NCV8501PDW25R2		SOW-16 Exposed Pad	1000 Tape & Reel
NCV8501D33		00.0	98 Units/Rail
NCV8501D33R2		SO-8	2500 Tape & Reel
NCV8501PDW33	3.3 V	2011 12 5 12 1	47 Units/Rail
NCV8501PDW33R2		SOW-16 Exposed Pad	1000 Tape & Reel
NCV8501D50		00.0	98 Units/Rail
NCV8501D50R2	501/	SO-8	2500 Tape & Reel
NCV8501PDW50	5.0 V	90W 40 Farana d Bard	47 Units/Rail
NCV8501PDW50R2		SOW-16 Exposed Pad	1000 Tape & Reel
NCV8501D80		00.0	98 Units/Rail
NCV8501D80R2		SO-8	2500 Tape & Reel
NCV8501PDW80	8.0 V	2011 12 5 12 1	47 Units/Rail
NCV8501PDW80R2		SOW-16 Exposed Pad	1000 Tape & Reel
NCV8501D100		20.0	98 Units/Rail
NCV8501D100R2	10 V	SO-8	2500 Tape & Reel
NCV8501PDW100	710 V	COW 46 Evened Red	47 Units/Rail
NCV8501PDW100R2		SOW-16 Exposed Pad	1000 Tape & Reel

#### **PACKAGE DIMENSIONS**

#### SO-8 **D SUFFIX** CASE 751-07 **ISSUE W**



#### NOTES:

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	1.27 BSC		0 BSC
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


#### **PACKAGE DIMENSIONS**


#### **SOIC 16 LEAD WIDE BODY EXPOSED PAD PDW SUFFIX**


CASE 751R-02 **ISSUE A** 











#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. 751R-01 OBSOLETE. NEW STANDARD 751R-02.
- 6. 751R-01 OBSOLETE, NEW STANDARD 751R-02.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
Н	3.76	3.86	0.148	0.152
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
L	4.58	4.78	0.180	0.188
M	0 °	7 °	0 °	7 °
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029





SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051

Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.