

# Integrator Series FPGAs 1200XL and 3200DX Familes



#### Features

High Capacity

- 2,500 to 40,000 logic gates
- Up to 4 Kbits configurable dual-port SRAM
- Fast wide-decode circuitry
- Up to 288 user-programmable I/O Pins

High Performance

- 225 MHz performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-bit Address Decode

Ease-of-Integration

- Synthesis-friendly architecture supports ASIC design methodologies
- 95-100% device utilization using automatic Place and Route Tools
- Deterministic, user-controllable timing via DirectTime software tools
- Supported by Actel Designer Series development system with interfaces to popular design environments such as

## Cadence, Escalade, Exemplar, IST, Mentor Graphics, Synopsys and Viewlogic

JTAG 1149.1 Boundary Scan Testing

#### General Description

Actel's Integrator Series FPGAs are the first programmable logic devices optimized for high-speed system logic integration. Based on Actel's proprietary PLICE antifuse technology and state-of-the-art 0.6-micron double metal CMOS process, the Integrator Series devices offer a fine-grained, register-rich architecture with the industry's fastest embedded dual-port SRAM and wide decode circuitry.

3200DX and 1200XL FPGAs were designed to integrate system logic which is typically implemented in multiple CPLDs, PALs and FPGAs. These devices provide the features and performance required for today's complex, high-speed digital logic systems. The 3200DX family offers the industry's fastest dual-port SRAM for implementing fast FIFOs, LIFOs and temporary data storage. The large number of storage elements can efficiently address applications requiring wide datapath manipulation and transformation functions such as telecommunications, networking and DSP.

Device	A1225XL	A1240XL	A3265DX	A1280XL	A32100DX	A32140DX	A32200DX	A32300DX	A32400DX
Capacity									
Logic Gates <sup>1</sup>	2,500	4,000	6,500	8,000	10,000	14,000	20,000	30,000	40,000
SRAM Bits	N/A	N/A	N/A	N/A	2,048	N/A	2,560	3,072	4,096
Logic Modules									
Sequential	231	348	510	624	700	954	1,230	1,888	2,526
Combinatorial	220	336	475	608	662	912	1,184	1,833	2,466
Decode	N/A	N/A	20	N/A	20	24	24	28	28
SRAM Modules									
(64x4 or 32x8)	NA	NA	NA	NA	8	NA	10	12	16
Dedicated Flip-Flops	231	348	510	624	700	954	1,230	1,888	2,526
Clocks	2	2	2	2	6	2	6	6	6
User I/O (maximum)	83	104	126	140	152	176	202	250	288
JTAG	No	No	No	No	Yes	Yes	Yes	Yes	Yes
Packages	PL84	PL84	PL84	PL84	PL84	PL84	PQ208	RQ208	RQ240
	PQ100	PQ100	PQ100	PQ100	PQ160	PQ160	RQ208	RQ240	
	VQ100	PQ144	PQ160	PQ160	PQ208	PQ208	RQ240		
	PG100	TQ176	TQ176	PQ208	TQ176	TQ176			
		PG132		TQ176					
				PG176					
				CQ172					


Integrator Series Product Profile

**Note 1:** Logic gate capacity does not include SRAM bits as logic.

September 1997



## Ordering Information



## Product Plan

		Speed Grade				Application			
	-F	Std	-1*	-2*	С	I	м	В	
A1225XL Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	_	~	~	~	~	~			
100-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~		_	
100-pin Very Thin Plastic Quad Flatpack (VQFP)	_	~	~	~	~	~			
100-pin Ceramic Pin Grid Array (CPGA)	_	~	~	~	~	_		_	
A1225XLV Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	_	~			~				
100-pin Very Thin Plastic Quad Flatpack (VQFP)	_	~		_	~	_	_		
A1240XL Device									
84-pin Plastic Leaded Chip Carrier (PLCC)		~	~	~	~	~		_	
100-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~	_	_	
132-pin Ceramic Pin Grid Array (CPGA)	_	~	~	~	~	—	_	_	
144-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~		_	
176-pin Thin Plastic Quad Flatpack (TQFP)	_	~	~	~	~	~	_	_	
A1240XLV Device									
84-pin Plastic Leaded Chip Carrier (PLCC)		~			~	_		_	
176-pin Thin Plastic Quad Flatpack (TQFP)	—	~			~	_	_	_	
A3265DX Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	—	~	~	~	~	~		_	
160-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~	_	_	
176-pin Thin Plastic Quad Flatpack (TQFP)	—	~	~	~	~	~	—	_	
A3265DXV Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	_	~			~			_	
176-pin Thin Plastic Quad Flatpack (TQFP)	—	~	_		~	—	—	_	
A1280XL Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	_	~	~	~	~	~	_	_	
160-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~	—	_	
172-pin Ceramic Quad Flatpack (CQFP)	_	~	~	~	~	—	Р	F	
176-pin Thin Plastic Quad Flatpack (TQFP)	—	~	~	~	~	~	_	_	
176-pin Ceramic Pin Grid Array (CPGA)	_	~	~	~	~	—	Р	F	
208-pin Plastic Quad Flatpack (PQFP)	_	~	~	~	~	~	_	_	
A1280XLV Device									
84-pin Plastic Leaded Chip Carrier (PLCC)	_	~			~	_	_	_	
176-pin Thin Plastic Quad Flatpack (TQFP)		~			~			_	



## Product Plan (continued)

		Speed	Grade			Appli	cation	
	F	Std	-1*	-2*	С	I	М	В
A32100DX Device								
84-pin Plastic Leaded Chip Carrier (PLCC)	Р	Р	Р	Р	Р	Р	_	
160-pin Plastic Quad Flatpack (PQFP)	Р	Р	Р	Р	Р	Р	_	
208-pin Plastic Quad Flatpack (PQFP)	Р	Р	Р	Р	Р	Р	—	_
176-pin Thin Plastic Quad Flatpack (TQFP)	Р	Р	Р	Р	Р	Р	—	
240-pin Plastic Super Ball Grid Array (SBGA)	Р	Р	Р	Р	Р	Р	—	
A32140DX Device								
160-pin Plastic Quad Flatpack (PQFP)	Р	~	~	<b>v</b>	~	~	_	
176-pin Thin Plastic Quad Flatpack (TQFP)	Р	~	~	~	~	~	—	
208-pin Plastic Quad Flatpack (PQFP)	Р	~	~	~	~	~	—	
240-pin Plastic Super Ball Grid Array (SBGA)	Р	~	~	~	~	~	_	_
A32140DXV Device								
176-pin Thin Plastic Quad Flatpack (TQFP)		~	_	_	~	_	_	_
208-pin Plastic Quad Flatpack (PQFP)	_	~	_	_	~	_	_	
A32200DX Device								
208-pin Plastic Quad Flatpack (PQFP)	Р	~	~	Р	~	~		_
208-pin Plastic Power Quad Flatpack (RQFP)	Р	~	~	Р	~	~	—	
240-pin Plastic Power Quad Flatpack (RQFP)	Р	~	~	Р	~	~	—	_
240-pin Plastic Super Ball Grid Array (SBGA)	Р	Р	Р	Р	Р	Р	—	_
432-pin Plastic Super Ball Grid Array (SBGA)	Р	Р	Р	Р	Р	Р	—	_
A32200DXV Device								
208-pin Plastic Quad Flatpack (PQFP)	~	~	~	~	~	~	_	_
240-pin Plastic Quad Flatpack (PQFP)	~	~	~	~	~	~	_	
A32300DX Device								
240-pin Plastic Power Quad Flatpack (RQFP)	Р	Р	Р	Р	Р	Р	_	
A32400DX Device								
240-pin Plastic Power Quad Flatpack (RQFP)	Р	Р	Р	Р	Р	Р		

M = MilitaryB = MIL-STD-883

— = Not Planned

-F = Approx. 30% Slower than Standard

4

Integrator Series devices are supported by Actel's Designer Series Development software which provides a seamless integration into any ASIC design flow. The Designer Series development tools offer automatic placement and routing (even with pre-assigned pins), static timing analysis, user programming, and debug and diagnostic probe capabilities. In addition, the DirectTime tool provides deterministic as well as controllable timing. DirectTime allows the designer to specify the performance requirements of individual paths and system clock(s). Using these specifications, the software will automatically optimize the placement and routing of the logic to meet these constraints. Included with the Designer Series tools is Actel's ACTGen™ Macro Builder. ACTGen allows the designer to quickly build fast, efficient logic functions such as counters, adders, FIFOs, and RAM.

The Designer Series tools provide designers the capability to move up to High-Level Description Languages, such as VHDL

and Verilog, or use schematic design entry with interfaces to most EDA tools. Designer Series is supported on the following development platforms: 486 and Pentium PC, Sun® and HP® workstations. The software provides CAE interfaces to Cadence, Mentor Graphics®, Escalade, OrCAD<sup>™</sup> and Viewlogic® design environments. Additional development tools are supported through Actel's Industry Alliance Program, including DATA I/O (ABEL FPGA) and MINC.

Actel's FPGAs are an ideal solution for shortening the system design and development cycle and offers a cost-effective alternative for low volume production runs. The 3200DX and 1200XL devices are an excellent choice for integrating logic that is currently implemented in multiple PALs, CPLDs and FPGAs. Some example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

	User I/Os									
Device	PLCC 84-pin	VQFP 100-pin	PQFP 100-pin	PQFP 144-pin	PQFP 160-pin	PQFP 208-pin	RQFP 240-pin	<b>TQFP</b> 176-pin	SBGA 240-pin	SBGA 432-pin
A1225XL	72	83	83	_	_	_				_
A1240XL	72	—	83	104		_		103	_	
A3265DX	72	—	83	_	125	_		126	—	
A1280XL	72	—	83		125	140		140	_	
A1280XLB										
A32100DX	72	—			125	152		142	152	
A32140DX	72	—			125	176		150	176	
A32200DX	_	_		—		176*	202	—	176	202
A32300DX		_	—	_	_	176	202		_	250
A32400DX		—	—	_	_	_	202		_	288

Plastic Device Resources

Package Definitions (Consult your local Actel Sales Representative for product availability.)

PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, BGA = Ball Grid Array, VQFP = Very Thin Quad Flat Pack, RQFP = Plastic Power Quad Flat Pack

• Also available in RQFP 208-pin.

Hermetic Device Resources

	User I/Os						
Device	CPGA 176-pin	CQFP 172-pin					
A1280XL	140	140					
A32140DX							
A32200DX							

**Package Definitions** (Consult your local Actel Sales Representative for product availability.) CPGA = Ceramic Pin Grid Array, CQFP = Ceramic Quad Flat Pack



#### Pin Description

CLKA, CLKB Clock A and Clock B (input) TTL Clock inputs for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground (Input)

Input LOW supply voltage.

I/O Input/Output (Input, Output)

I/O pin functions as an input, output, three-state or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the Designer Series software.

#### MODE Mode (Input)

The MODE pin controls the use of multi-function pins (DCLK, PRA, PRB, SDI, TDO). When the MODE pin is HIGH, the special functions are active. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled high when required.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA/I/O Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### PRB/I/O Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

QCLKA/B,C,D Quadrant Clock (Input/Output) These four pins are the quadrant clock inputs. When not used as a register control signal, these pins can function as general purpose I/O.

SDI Serial Data Input (Input) Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### TCK Test Clock

Clock signal to shift the JTAG data into the device. This pin functions as an I/O when the JTAG fuse is not programmed.

TDI Test Data In

Serial data input for JTAG instructions and data. Data is shifted in on the rising edge of TCLK. This pin functions as an I/O when the JTAG fuse is not programmed.

TDO Test Data Out Serial data output for JTAG instructions and test data. This pin functions as an I/O when the JTAG fuse is not programmed.

TMS Test Mode Select

Serial data input for JTAG test mode. Data is shifted in on the rising edge of TCLK. This pin functions as an I/O when the JTAG fuse is not programmed.

V<sub>CC</sub> Supply Voltage (Input) Input HIGH supply voltage.

**Note:** TCK, TDI, TDO, TMS are only available on devices containing JTAG circuitry.

#### Integrator Series Architectural Overview

The 1200XL and 3200DX architecture is composed of fine-grained building blocks which produce fast, efficient logic designs. All devices within the Integrator Series are composed of Logic Modules, Routing Resources, Clock Networks, and I/O modules which are the building blocks to design fast logic designs. In addition, a subset of devices contain embedded dual-port SRAM and wide decode modules. The dual-port SRAM modules are optimized for high-speed data path functions such as FIFOs, LIFOs, and scratchpad memory. "Integrator Series Product Profile" on page 1 lists the specific logic resources contained within each device.

#### Logic Modules

3200DX and 1200XL devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules), and decode (D-modules). 1200XL devices contain only the C-module and S-module, while the 3200DX devices contain D-modules and dual-port SRAM modules; in addition to the S-module and C-module.

The C-module is shown in Figure 1 and implements the following function:


Y=!S1\*!S0\*D00+!S1\*S0\*D01+S1\*!S0\*D01+S1\*S0\*D11

where:


S0=A0\*B0

#### S1=A1+B1

The S-module shown in Figure 2 is designed to implement high-speed sequential functions within a single logic module. The S-module implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D



Up to 7-input function plus D-type flip-flop with clear



Up to 4-input function plus latch with clear

Figure 2 • S-module Implementation





Figure 1 • C-module Implementation

flip-flop or a transparent latch. To increase flexibility, the S-module register can be by-passed so that it implements purely combinatorial logic.





3200DX devices contain a third type of logic module, D-modules, which are arranged around the periphery of device. D-modules contain wide decode circuitry which provides a fast, wide-input AND function similar to that found in product term architectures (Figure 3). The D-module allows 3200DX devices to perform wide decode functions at speeds comparable CPLDs and PAL devices. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin or can be fed back into the array to be incorporated into other logic.

#### Dual-Port SRAM Modules

Several 3200DX devices contain dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256 bit blocks which can be configured as 32 x 8 or 64 x 4 (refer to "Integrator Series Product Profile" on page 1 for the number of SRAM blocks within a particular device). SRAM modules




Figure 3 • D-Module Implementation

can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the 3200DX dual-port SRAM block is shown in Figure 4.





Figure 4 • 3200DX Dual-Port SRAM Block

The 3200DX SRAM modules are true dual-port structures containing independent READ and WRITE ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0] respectively) for 64x4 bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]) and eight outputs (RD[7:0]) which are connected to segmented vertical routing tracks.

The 3200DX dual-port SRAM blocks are ideal for high-speed buffered applications requiring fast FIFO and LIFO queues. Actel's ACTGen Macro Builder provides the capability to quickly design memory functions, such as FIFOs, LIFOs, and RAM arrays. Additionally, unused SRAM blocks need not be wasted since they can be used to implement registers for other logic within the design.

#### I/O Modules

The I/O modules provide the interface between the device pins and the logic array. Figure 5 is a block diagram of the I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module (refer to the Macro Library Guide for more information). I/O modules contain a tri-state buffer, input and output latches which can be configured for input, output, or bi-directional pins (Figure 5).



\* Can be configured as a Latch or D Flip-Flop (using C-module)

#### Figure 5 • I/O Module

The Integrator Series devices contain flexible I/O structures in that each output pin has a dedicated output enable control. The I/O module can be used to latch input and/or output data, providing a fast setup time. In addition, the Actel Designer software tools can build a D flip-flop, using a C-module, to register input and/or output signals.

Actel's Designer Series development tools provide a design library of I/O macros. The I/O macro library provides macrofunctions which can implement all I/O configurations supported by the Integrator Series FPGAs.

#### Routing Structure

The Integrator Series architecture uses Vertical and Horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into pieces called segments. Varying segment lengths allows the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends, using antifuses, to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

#### Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 6. Non-dedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.

#### Vertical Routing

Another set of routing tracks run vertically through the module. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments is shown in Figure 6.




Figure 6 • Routing Structure

#### Antifuse Structures

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a Programmable Logic Device results in highly testable structures as well as efficient programming algorithms. The structure is highly testable



because there are no pre-existing connections; therefore, temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

#### Clock Networks

Two low-skew, high fanout clock distribution networks are provided in each 3200DX device. These networks are referred to as CLK0 and CLK1. Each network has a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows:

- 1. Externally from the CLKA pad
- 2. Externally from the CLKB pad
- 3. Internally from the CLKINA input
- 4. Internally from the CLKINB input


The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

The user controls the clock module by selecting one of two clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used. The clock input pads may also be used as normal I/Os, bypassing the clock networks (see Figure 7).

The 3200DX devices which contain SRAM modules (all except A3265DX and A32140DX) have four additional register control resources, called Quadrant Clock Networks (Figure 8). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

## Test Circuitry

Both 3200DX and 1200XL devices provide the means to test and debug a design once it is programmed into a device. 3200DX and 1200XL devices contain Actel's Actionprobe® test facility. Once a device has been programmed, the Actionprobe test facility allows the designer to probe any internal node during device operation to aid in debugging a design. In addition, 3200DX devices contain JTAG 1149.1 Boundary Scan Test.



## Figure 7 • Clock Networks

#### JTAG Boundary Scan Testing (BST)


Device pin spacing is decreasing with the advent of fine-pitch packages such as TQFP and BGA packages and manufacturers are routinely implementing surface-mount technology with multi-layer PC boards. Boundary scan is becoming an attractive tool to help systems manufacturers test their PC boards. The Joint Test Action Group (JTAG) developed the IEEE Boundary Scan standard 1149.1 to facilitate board-level testing during manufacturing.

IEEE Standard 1149.1 defines a 4-pin Test Access Port (TAP) interface for testing integrated circuits in a system. The 3200DX family provides four JTAG BST pins: Test Data In (TDI), Test Data Out (TDO), Test Clock (TCLK) and Test Mode Select (TMS). Devices are configured in a JTAG "chain" where BST data can be transmitted serially between devices via TDO to TDI interconnections. The TMS and TCLK signals are shared between all devices in the JTAG chain so that all components operate in the same state.


The 3200DX family implements a subset of the IEEE 1149.1 Boundary Scan Test (BST) instruction in addition to a private instruction to allow the use of Actel's Actionprobe facility with JTAG BST. Refer to the IEEE 1149.1 specification for detailed information regarding JTAG testing.

#### JTAG Architecture

The 3200DX JTAG BST circuitry consist of a Test Access Port (TAP) controller, JTAG instruction register, JPROBE register, bypass register and boundary scan register. Figure 9 is a block diagram of the 3200DX JTAG circuitry.



\*QCLK1IN, QCLK2IN, QCLK3IN, and QCKL4IN are internally generated signals.






Figure 9 • JTAG BST Circuitry



When a device is operating in JTAG BST mode, four I/O pins are used for the TDI, TDO, TMS, and TCLK signals. An active reset (nTRST) pin is not supported, however the 3200DX contains power-on reset circuitry which resets the JTAG BST circuitry upon power-up. During normal device operation, the JTAG pins should be held LOW to disable the JTAG circuitry. The following table summarizes the functions of the JTAG BST signals.

JTAG Signal	Name	Function
TDI	Test Data In	Serial data input for JTAG instructions and data. Data is shifted in on the rising edge of TCLK.
TDO	Test Data Out	Serial data output for JTAG instructions and test data.
TMS	Test Mode Select	Serial data input for JTAG test mode. Data is shifted in on the rising edge of TCLK.
TCLK	Test Clock	Clock signal to shift the JTAG data into the device.

#### JTAG BST Instructions

JTAG BST testing within the 3200DX devices is controlled by a Test Access Port (TAP) state machine. The TAP controller drives the three-bit instruction register, a bypass register, and the boundary scan data registers within the device. The TAP controller uses the TMS signal to control the JTAG testing of the device. The JTAG test mode is determined by the bit stream entered on the TMS pin. The table in the next column describes the JTAG instructions supported by the 3200DX.

#### Actionprobe

If a device has been successfully programmed and the security fuse has not been programmed, any internal logic or I/O module output can be observed using the Actionprobe circuitry and the PRA and/or PRB pins. The Actionprobe diagnostic system provides the software and hardware required to perform real-time debugging. Refer to "Using the Actionprobe for System-Level Debug" application note on page 4-123 for further information.

Test Mode	Code	Description
EXTEST	000	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/ PRELOAD	001	Allows a snapshot of the signals at the device pins to be captured and examined during device operation.
INTEST	010	Refer to IEEE 1149.1 Specification
JPROBE	011	A private instruction allowing the user to connect Actel's Micro Probe registers to the JTAG chain.
USER INSTRUCTION	100	Allows the user to build application-specific instructions such as RAM READ and RAM WRITE.
HIGH Z	101	Refer to IEEE 1149.1 Specification
CLAMP	110	Refer to IEEE 1149.1 Specification
BYPASS	111	Enables the by bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the JTAG chain.

## 5.0V Operating Conditions

#### Absolute Maximum Ratings<sup>1</sup>

#### Free air temperature range

Symbol	Parameter	Limits	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	–0.5 to V <sub>CC</sub> +0.5	V
Vo	Output Voltage	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IO</sub>	I/O Source/Sink Current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
Notes:			

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- Device inputs are normally high impedence and draw extremely low current. However, when input voltage is greater than V<sub>CC</sub> + 0.5 V or less than GND – 0.5 V, the internal protection diode will be forward biased and can draw excessive current.

#### **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range <sup>1</sup>	0 to +70	–40 to +85	–55 to +125	°C
Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

Note:

1. Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

Electrical S	Specifications
--------------	----------------

Symbol Boy	Symbol Parameter		mmercial	Com	mercial –F	In	dustrial	r	Ailitary	Units
Symbol Farameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
V <sub>OH</sub> <sup>1</sup>	(I <sub>OH</sub> = –10 mA) <sup>2</sup>	2.4		2.4						V
	(I <sub>OH</sub> = -6 mA)	3.84		3.84						V
	(I <sub>OH</sub> = -4 mA)					3.7		3.7		V
V <sub>OL</sub> <sup>1</sup>	(I <sub>OL</sub> = 10 mA) <sup>2</sup>		0.5		0.5					V
	(I <sub>OL</sub> = 6 mA)		0.33		0.33		0.40		0.40	V
V <sub>IL</sub>		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
V <sub>IH</sub>		2.0	$V_{\rm CC}$ + 0.3	2.0	$V_{\rm CC}$ + 0.3	2.0	$V_{\rm CC}$ + 0.3	2.0	$V_{\rm CC}$ + 0.3	V
Input Transitic	on Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>		500		500		500		500	ns
C <sub>IO</sub> I/O Capa	citance <sup>2, 3</sup>		10		10		10		10	pF
Standby Curr	ent, I <sub>CC</sub> <sup>4</sup> (typical = 1 mA)		1.5		20		10		20	mA
I <sub>CC(D)</sub> Dynam	ic V <sub>CC</sub> Supply Current			Se	e "Power Di	issipati	on" on page	1-21		

Notes:

1. Only one output tested at a time. V<sub>CC</sub> = min.

2. Not tested, for information only.

3. Includes worst-case 176 CPGA package capacitance. V<sub>OUT</sub> = 0 V, f = 1 MHz.

4. All outputs unloaded. All inputs = V<sub>CC</sub> or GND, typical I<sub>CC</sub> = 1 mA. I<sub>CC</sub> limit includes I<sub>PP</sub> and I<sub>SV</sub> during normal operation.



## 3.3V Operating Conditions

Absolute Maximum Ratings<sup>1</sup>

#### Free air temperature range

Symbol	Parameter	Limits	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	–0.5 to V $_{CC}$ +0.5	V
Vo	Output Voltage	–0.5 to V $_{CC}$ +0.5	V
I <sub>IO</sub>	I/O Source Sink Current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
Notos			

Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC}$  + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward bias and can draw excessive current.

#### **Electrical Specifications**

#### Recommended Operating Conditions

Parameter	Commercial	Units
Temperature Range <sup>1</sup>	0 to +70	°C
Power Supply Tolerance	±5	%V

Note:

1. Ambient temperature  $(T_A)$  is used for commercial.

Parameter		Com	Linita	
		Min.	Max.	Units
V <sub>OH</sub> <sup>1</sup>	(I <sub>OH</sub> = -4 mA)	2.15		V
∙он	(I <sub>OH</sub> = -3.2 mA)	2.4		V
V <sub>OL</sub> <sup>1</sup>	(I <sub>OL</sub> = 6 mA)		0.4	V
V <sub>IL</sub>		-0.3	0.8	V
V <sub>IH</sub>		2.0	V <sub>CC</sub> + 0.3	V
Input Transition Time	t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>		500	ns
C <sub>IO</sub> I/O Capacitance <sup>2</sup>	, 3		10	pF
Standby Current, $I_{CC}^4$ (typical = 0.3 mA)			0.75	mA
I <sub>CC(D)</sub> Dynamic V <sub>CC</sub> S	Supply Current	See "Power Dissipation" on page 1-21		

Notes:

1. Only one output tested at a time.  $V_{CC} = min$ .

2. Not tested, for information only.

3. Includes worst-case 84-pin PLCC package capacitance. V<sub>OUT</sub> = 0 V, f = 1 MHz.

4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = V<sub>CC</sub> or GND.

Package Thermal Characteristics The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates. Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at commercial temperature is as follows:

Max. junction temp. (°C) – Max. commercial temp. =	150°C	$-70^{\circ}C$ - 2	6W
θja (°C/W)		C/W = 2	.0 11

Packago Tuno		θja		Maximum Power Dissipation		
Package Type	Pin Count	Still Air	300 ft/min	Still Air	300 ft/min	
Plastic Quad Flatpack	160	36 °C/W	30 °C/W	2.2 W	2.6 W	
Plastic Quad Flatpack	208	25 °C/W	16.2 °C/W	3.2 W	4.9 W	
Plastic Leaded Chip Carrier	84	37 °C/W	28 °C/W	2.2 W	2.9 W	
Thin Quad Flatpack	176	32 °C/W	25 °C/W	2.5 W	3.2 W	
Power Quad Flatpack	208	16.8 °C/W	11.4 °C/W	4.8 W	7.0 W	
Power Quad Flatpack	240	16.1 °C/W	10.6 °C/W	5.0 W	7.5 W	
Ball Grid Array	240	14.0 °C/W	10.0 °C/W	5.7 W	8.0 W	
Ball Grid Array	432	10.0 °C/W	8.0 ° C/W	8.0 W	10.0 W	

Power Dissipation

General Power Equation

 $P = [I_{CC}standby + I_{CC}active] * V_{CC} + I_{OL} * V_{OL} * N$  $+ I_{OH} * (V_{CC} - V_{OH}) * M$ 

where:

 ${\sf I}_{C\!C}{\sf standby}$  is the current flowing when no inputs or outputs are changing.

I<sub>CC</sub>active is the current flowing due to CMOS switching.

IOL, IOH are TTL sink/source currents.

V<sub>OL</sub>, V<sub>OH</sub> are TTL level output voltages.

N equals the number of outputs driving TTL loads to  $V_{OL}$ .

M equals the number of outputs driving TTL loads to  $V_{OH}$ .

An accurate determination of N and M is problematic because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.

#### Static Power Component

Actel FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved. The power due to standby current is typically a small component of the overall power. Standby power is calculated below for commercial, worst case conditions.

I <sub>CC</sub>	V <sub>CC</sub>	Power
2 mA	5.25 V	10.5 mW

The static power dissipation by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this number is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

#### Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem-pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.



#### Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by Equation 1.

Power (
$$\mu$$
W) = C<sub>EQ</sub> \* V<sub>CC</sub><sup>2</sup> \* F (1)

where:

 $C_{EQ}$  is the equivalent capacitance expressed in picofarads (pF).

V<sub>CC</sub> is power supply in volts (V).

F is the switching frequency in megahertz (MHz).

Equivalent capacitance is calculated by measuring  $I_{CCactive}$  at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of  $V_{CC}$ . Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

C<sub>EQ</sub> Values for Actel FPGAs

Modules (C <sub>EQM</sub> )	5.2
Input Buffers(C <sub>EQI</sub> )	11.6
Output Buffers (C <sub>EQO</sub> )	23.8
Routed Array Clock Buffer Loads (CECCB)	3.5

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. Equation 2 shows a piece-wise linear summation over all components.

 $\begin{array}{l} \mbox{Power} = {V_{CC}}^2 \mbox{``} [\mbox{(m x } C_{EQM} \mbox{``} f_m)_{Modules} + \\ (n \mbox{``} C_{EQI} \mbox{``} f_n)_{1nputs} + (p \mbox{``} (C_{EQO} + C_L) \mbox{``} f_p)_{outputs} + \\ 0.5 \mbox{``} (q_1 \mbox{``} C_{EQCR} \mbox{``} f_{q1})_{routed\_Clk1} + (r_1 \mbox{``} f_{q1})_{routed\_Clk1} + \\ 0.5 \mbox{``} (q_2 \mbox{``} C_{EQCR} \mbox{``} f_{q2})_{routed\_Clk2} + (r_2 \mbox{``} f_{q2})_{routed\_Clk2} (2) \\ \mbox{where:} \end{array}$ 

m	=	Number of logic modules sw	vitching at frequency f <sub>m</sub>
---	---	----------------------------	--------------------------------------

n = Number of input buffers switching at frequency  $f_n$ 

- p = Number of output buffers switching at frequency fp
- q<sub>1</sub> = Number of clock loads on the first routed array clock
- q<sub>2</sub> = Number of clock loads on the second routed array clock
- r<sub>1</sub> = Fixed capacitance due to first routed array clock
- r<sub>2</sub> = Fixed capacitance due to second routed array clock

 $C_{EQM}$  = Equivalent capacitance of logic modules in pF

- $C_{EQI}$  = Equivalent capacitance of input buffers in pF
- $C_{EQO}$  = Equivalent capacitance of output buffers in pF
- CEOCB = Equivalent capacitance of routed array clock in pF
- C<sub>L</sub> = Output load capacitance in pF

Average logic module switching rate in MHz

fm

fn

fp

f<sub>a1</sub>

= Average input buffer switching rate in MHz

= Average output buffer switching rate in MHz

= Average first routed array clock rate in MHz

Fixed Capacitance Values for Actel FPGAs  $(\ensuremath{\mathsf{pF}})$ 


	r <sub>1</sub>	r <sub>2</sub>
Device Type	routed_Clk1	routed_Clk2
A1225XL	106	106
A1240XL	134	134
A3265DX	158	158
A1280XL	168	168
A32100DX	178	178
A32140DX	190	190
A32200DX	230	230
A32300DX	285	285

#### Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:


Logic Modules (m)	=	80% of combinatorial modules
Inputs switching (n)	=	# of inputs/4
Outputs switching (p)	=	#outputs/4
First routed array clock loads ( $q_1$ )	=	40% of sequential modules
Second routed array clock loads $(q_2)$	=	40% of sequential modules
Load capacitance ( $C_L$ )	=	35 pF
Average logic module switching rate ( $f_{m})$	=	F/10
Average input switching rate (f <sub>n</sub> )	=	F/5
Average output switching rate $(f_p)$	=	F/10
Average first routed array clock rate $(f_{q1})$	=	F
Average second routed array clock rate ( $f_{q2}$ )	=	F/2

## 1200XL Timing Model\*




\*Values shown for A1225XL-2 at worst-case commercial conditions.

†Input Module Predicted Routing Delay



## 3200DX Timing Model (Logic Functions using Array Clocks)\*

\*Values shown for A3265DX-2 at worst-case commercial conditions.




#### 3200DX Timing Model (Logic Functions using Quadrant Clocks)\*

\* Preliminary values shown for A32200DX-2 at worst-case commercial conditions.

\*\* Load dependent.

Act


## 3200DX Timing Model (SRAM Functions)\*




\*Values shown for A32200DX-2 at worst-case commercial conditions.

#### Parameter Measurement

Output Buffer Delays




AC Test Loads






Sequential Module Timing Characteristics Flip-Flops and Latches




**Note:** D represents all data functions involving A, B, and S for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

## Input Buffer Latches




#### Output Buffer Latches




**AC** 


## Decode Module Timing



## SRAM Timing Characteristics




## Dual-Port SRAM Timing Waveforms 3200DX SRAM Write Operation



#### Note: Identical timing for falling-edge clock.

#### 3200DX SRAM Synchronous Read Operation




Note: Identical timing for falling-edge clock.




3200DX SRAM Asynchronous Read Operation—Type 1





3200DX SRAM Asynchronous Read Operation—Type 2



#### Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The Integrator Series delivers a very tight fanout delay distribution. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Actel's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.6 micron lithography, offer nominal levels of 100 ohms resistance and 7.0 femtofarad (fF) capacitance per antifuse.

The Integrator Series fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90% of interconnects using two antifuses.

#### Timing Characteristics

Timing characteristics for devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all Integrator Series members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the Designer Series utility or performing simulation with post-layout delays.

#### Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Since the architecture provides deterministic timing and abundant routing resources, Actel's Designer Series development tools offers DirectTime; a timing-driven place and route tool. Using DirectTime, the designer may specify timing-critical nets and system clock frequency. Using these timing specifications, the place and route software optimized the layout of the design to meet the user's specifications.

#### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 3 ns to 6 ns delay. This additional delay is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section.

#### Timing Derating

A best case timing derating factor of 0.45 is used to reflect best case processing. Note that this factor is relative to the "standard speed" timing parameters, and must be multiplied by the appropriate voltage and temperature derating factors for a given application.

#### Timing Derating Factor (Temperature and Voltage)

	Indu	Industrial		tary
	Min.	Max.	Min.	Max.
(Commercial Specification) x	0.69	1.11	0.67	1.23

Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25$ °C) and Voltage (5.0 V)

(Maximum Specification, Worst-Case Condition) x 0.85	
--	--


**Note:** This derating factor applies to all routing and propagation delays.



## Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, $T_J = 4.75 V$ , 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.16
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08

Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial,  $T_J$  = 4.75 V, 70°C)



Note: This derating factor applies to all routing and propagation delays.

## A1225XL Timing Characteristics

Logic Modu	le Propagation Delays <sup>1</sup>	'–2' S	Speed	'–1' S	Speed	'Std'	Speed	'–F' S	Speed	3.3V S	Speed <sup>5</sup>	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD1</sub>	Single Module		2.6		3.0		3.5		5.0		4.2	ns
t <sub>CO</sub>	Sequential Clk to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>GO</sub>	Latch G to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		2.6		3.0		3.5		5.0		4.2	ns
Predicted R	louting Delays <sup>2</sup>											
t <sub>RD1</sub>	FO=1 Routing Delay		0.8		0.9		1.1		1.57		1.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.3		1.4		1.7		2.43		2.0	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.7		1.8		2.2		3.15		2.6	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.0		2.3		2.7		3.86		3.2	ns
t <sub>RD8</sub>	FO=8 Routing Delay		3.2		3.5		4.2		6.00		5.0	ns
Sequential <sup>-</sup>	Timing Characteristics <sup>3,4</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		0.7		0.6		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		1.4		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.2		3.6		4.3		6.1		5.2		ns
twasyn	Flip-Flop (Latch) Asynchronous Pulse Width	3.2		3.6		4.3		6.1		5.2		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	6.5		7.4		8.7		12.4		10.4		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
<sup>f</sup> мах	Flip-Flop (Latch) Clock Frequency		225.0		200.0		170.0		120.0		115.0	MHz

(Worst-Case	Commercial	Conditions,	$V_{CC} =$	4.75 V,	$T_J = 70 \circ C$ )
-------------	------------	-------------	------------	---------	----------------------

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. V<sub>CC</sub> = 3.0 V for 3.3V specifications.



## A1225XL Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

Input Modu	nput Module Propagation Delays		'–2' \$	Speed	'–1' \$	Speed	peed 'Std' Speed			Speed	3.3V Speed		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Pad to Y High			1.1		1.2		1.4		2.0		1.7	ns
t <sub>INYL</sub>	Pad to Y Low			1.3		1.4		1.7		2.4		2.0	ns
t <sub>INGH</sub>	G to Y High			2.0		2.3		2.7		3.9		3.2	ns
t <sub>INGL</sub>	G to Y Low			2.6		3.0		3.5		5.0		4.2	ns
Input Modu	le Predicted Routing De	elays <sup>1</sup>											
t <sub>IRD1</sub>	FO=1 Routing Delay			2.9		3.3		3.9		5.6		4.7	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			3.2		3.6		4.3		6.1		5.2	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.8		4.2		5.0		7.2		6.0	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			4.1		4.6		5.4		7.7		6.5	ns
t <sub>IRD8</sub>	FO=8 Routing Delay			5.2		5.9		6.9		9.9		8.3	ns
Global Cloc	k Network												
<sup>t</sup> скн	Input Low to High	FO = 32 FO = 256		5.1 5.7		5.8 6.5		6.8 7.6		9.7 10.9		8.2 9.1	ns
t <sub>CKL</sub>	Input High to Low	FO = 32 FO = 256		5.0 5.7		5.7 6.5		6.7 7.6		9.6 10.9		8.0 9.1	ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32 FO = 256	2.6 2.7		3.0 3.1		3.5 3.6		5.0 5.1		4.2 4.3		ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32 FO = 256	2.6 2.7		3.0 3.1		3.5 3.6		5.0 5.1		4.2 4.3		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 256		0.8 0.8		0.9 0.9		1.0 1.0		1.4 1.4		1.2 1.2	ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32 FO = 256	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 256	2.6 3.2		2.9 3.7		3.4 4.3		4.9 6.1		4.1 5.2		ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 256	5.4 5.6		6.1 6.3		7.2 7.4		10.3 10.6		8.6 8.9		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 256		225.0 200.0		200.0 180.0		170.0 155.0		120.0 105.0		115.0 105.0	MHz

Note:

1. These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 3 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1225XL Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

Output Mod	dule Timing	'–2' S	Speed	'–1' \$	Speed	'Std'	Speed	'–F' \$	Speed	3.3V S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	t Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>DHL</sub>	Data to Pad Low		4.1		4.6		5.4		7.7		6.5	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.9		6.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		9.0		10.0		12.0		17.2		14.4	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		12.8		14.4		17.0		24.3		20.4	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.04		0.05		0.06		0.06	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.05		0.06		0.07		0.08		0.08	ns/pF
CMOS Out	out Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		4.8		5.4		6.4		9.1		7.7	ns
t <sub>DHL</sub>	Data to Pad Low		3.4		3.8		4.5		6.4		5.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.9		6.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		10.7		11.8		14.2		20.3		17.0	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		15.0		17.0		20.0		28.6		24.0	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.05		0.06		0.07		0.08		0.08	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.05		0.05		0.06		0.07		0.07	ns/pF

Notes:

1. Delays based on 35 pF loading.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

## A1240XL Timing Characteristics

(Worst-Case Commercial Conditions,  $V_{\,CC}$  = 4.75 V,  $T_{\,J}$  = 70°C)

Logic Modu	le Propagation Delays <sup>1</sup>	'–2' Speed		'–1' S	Speed	'Std'	Speed	'-F' Speed		3.3V Speed <sup>5</sup>		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD1</sub>	Single Module		2.6		3.0		3.5		5.0		4.2	ns
t <sub>CO</sub>	Sequential Clk to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>GO</sub>	Latch G to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		2.6		3.0		3.5		5.0		4.2	ns
Predicted R	louting Delays <sup>2</sup>											
t <sub>RD1</sub>	FO=1 Routing Delay		1.1		1.2		1.4		2.0		1.7	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.3		1.4		1.7		2.4		2.0	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.7		1.9		2.2		3.1		2.6	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.3		2.6		3.0		4.3		3.6	ns
t <sub>RD8</sub>	FO=8 Routing Delay		3.4		3.8		4.5		6.4		5.4	ns
Sequential	Timing Characteristics <sup>3, 4</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		0.7		0.6		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		1.4		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8		4.5		6.4		5.4		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	3.4		3.8		4.5		6.4		5.4		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	6.8		7.7		9.1		13.0		10.9		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
t <sub>outh</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>outsu</sub>	Output Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		215.0		190.0		160.0		110.0		105.0	MHz

#### Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. V<sub>CC</sub> = 3.0 V for 3.3V specifications.

## A1240XL Timing Characteristics (continued)

Input Modu	le Propagation Delays		'–2' S	Speed	'–1' \$	Speed	'Std'	Speed	'–F' S	Speed	3.3V 9	Speed	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Pad to Y High			1.1		1.2		1.4		2.0		1.7	ns
t <sub>INYL</sub>	Pad to Y Low			1.3		1.4		1.7		2.4		2.0	ns
t <sub>INGH</sub>	G to Y High			2.0		2.3		2.7		3.9		3.2	ns
t <sub>INGL</sub>	G to Y Low			2.6		3.0		3.5		5.0		4.2	ns
Input Modu	le Predicted Routing De	elays <sup>1</sup>											
t <sub>IRD1</sub>	FO=1 Routing Delay			2.9		3.3		3.9		5.6		4.7	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			3.4		3.8		4.5		6.4		5.4	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.8		4.3		5.1		7.3		6.1	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			4.1		4.7		5.5		7.9		6.6	ns
t <sub>IRD8</sub>	FO=8 Routing Delay			5.6		6.3		7.4		10.6		8.9	ns
Global Cloc	k Network												
<sup>t</sup> скн	Input Low to High	FO = 32 FO = 256		5.1 5.7		5.8 6.5		6.8 7.6		9.7 10.9		8.2 9.1	ns ns
t <sub>CKL</sub>	Input High to Low	FO = 32 FO = 256		5.0 5.7		5.7 6.5		6.7 7.6		9.6 10.9		8.0 9.1	ns ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32 FO = 256	2.7 2.9		3.1 3.3		3.6 3.9		5.1 5.6		4.3 4.7		ns ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32 FO = 256	2.7 2.9		3.1 3.3		3.6 3.9		5.1 5.6		4.3 4.7		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 256		0.8 0.8		0.9 0.9		1.0 1.0		1.4 1.4		1.2 1.2	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32 FO = 256	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 256	2.6 3.2		2.9 3.7		3.4 4.3		4.9 6.1		4.1 5.2		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 256	5.6 6.0		6.3 6.8		7.4 8.0		10.6 11.4		8.9 9.6		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 256		215.0 195.0		190.0 170.0		160.0 144.0		110.0 100.0		105.0 95.0	MHz MHz

## (Worst-Case Commercial Conditions)

Note:

1. These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 3 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case



## A1240XL Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

Output Moc	dule Timing	'–2' S	peed	' <b>–</b> 1' S	Speed	'Std'	Speed	'-F' Speed		3.3V 9	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>DHL</sub>	Data to Pad Low		4.1		4.6		5.4		7.7		6.5	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.9		6.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		9.2		10.5		12.3		17.6		14.8	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		12.9		14.6		17.2		24.6		20.6	ns
d <sub>TLH</sub>	Capacity Loading, Low to High		0.04		0.04		0.05		0.06		0.06	ns/pF
d <sub>THL</sub>	Capacity Loading, High to Low		0.05		0.06		0.07		0.08		0.08	ns/pF
CMOS Outp	out Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		4.8		5.4		6.4		9.1		7.7	ns
t <sub>DHL</sub>	Data to Pad Low		3.4		3.8		4.5		6.4		5.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.9		6.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		10.9		12.4		14.5		20.7		17.4	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		15.2		17.2		20.3		29.0		24.4	ns
d <sub>TLH</sub>	Capacity Loading, Low to High		0.05		0.06		0.07		0.08		0.08	ns/pF
d <sub>THL</sub>	Capacity Loading, High to Low		0.05		0.05		0.06		0.07		0.07	ns/pF

Notes:

1. Delays based on 35 pF loading.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

#### A3265DX Timing Characteristics

#### (Worst-Case Commercial Conditions)

			anced nation			Preli	minary	Inform	nation	_		
Logic Modu	ule Propagation Delays <sup>1</sup>	'–2' \$	Speed	'—1' S	Speed	'Std'	Speed	'–F' \$	Speed	3. Spe	3V eed <sup>5</sup>	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Combinato	rial Functions											
t <sub>PD</sub>	Internal Array Module Delay		1.8		2.4		2.9		3.7		3.2	ns
t <sub>PDD</sub>	Internal Decode Module Delay		2.1		2.8		3.4		4.4		3.7	ns
Predicted F	Routing Delays <sup>2</sup>											
t <sub>RD1</sub>	FO=1 Routing Delay		0.3		0.4		.05		0.6		0.5	ns
t <sub>RD2</sub>	FO=2 Routing Delay		0.6		0.8		.09		1.2		1.0	ns
t <sub>RD3</sub>	FO=3 Routing Delay		0.9		1.2		1.4		1.8		1.6	ns
t <sub>RD4</sub>	FO=4 Routing Delay		1.2		1.6		1.9		2.4		2.1	ns
t <sub>RD5</sub>	FO=8 Routing Delay		2.4		3.2		3.7		4.9		4.1	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.4		0.5		0.62		0.8		0.7	ns
Sequential	Timing Chatacteristics <sup>3, 4</sup>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.0		2.7		3.1		4.1		3.5	ns
t <sub>GO</sub>	Latch Gate-to-Output		1.8		2.4		2.9		3.7		3.2	ns
t <sub>SU</sub>	Flip-Flop (Latch) Setup Time	0.3		0.4		0.47		0.6		0.5		ns
t <sub>H</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset to Output		2.0		2.7		3.1		4.1		3.5	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.6		0.9		1.0		1.3		1.1		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.1		4.2		4.9		6.4		5.5		ns
t <sub>wasyn</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.1		5.5		6.5		8.4		7.1		ns

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$  or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. V<sub>CC</sub> = 3.0 V for 3.3V specifications.



## A3265DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				nced nation	Preliminary Information								
Input Modu	le Propagation Delays		'–2' S	Speed	'-1' Speed		'Std' Speed		'-F' Speed		3.3V	Speed	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INPY</sub>	Input Data Pad to Y			1.2		1.6		1.9		2.4		2.1	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output	ut		2.8		3.7		4.4		5.7		4.8	ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Setup		0.4		0.6		0.7		0.9		0.8		ns
t <sub>ILA</sub>	Latch Active Pulse Width		4.4		5.9		6.9		9.0		7.7		ns
Input Modu	Input Module Predicted Routing Delays <sup>1</sup>												
t <sub>IRD1</sub>	FO=1 Routing Delay			2.7		3.7		4.3		5.6		4.8	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			3.1		4.2		4.9		6.4		5.4	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.4		4.5		5.3		6.9		5.9	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			3.9		5.2		6.1		7.9		6.7	ns
t <sub>IRD5</sub>	FO=8 Routing Delay			5.6		7.5		8.8		11.4		9.7	ns
t <sub>IRDD</sub>	Decode-to-Output Routing	g Delay		0.3		0.4		0.5		0.7		0.6	ns
Global Cloo	ck Network												
t <sub>CKH</sub>	Input Low to High	FO=32 FO=256		6.3 5.3		8.4 7.1		9.9 8.4		12.8 10.9		10.9 9.2	ns ns
t <sub>CKL</sub>	Input High to Low	FO=32 FO=256		4.95 5.5		6.6 7.3		7.8 8.6		10.1 11.2		8.6 9.5	ns ns
t <sub>PW</sub>	Minimum Pulse Width	FO=32 FO=256	2.7 2.9		3.7 3.9		4.3 4.6		5.6 6.0		4.8 5.1		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO=32 FO=256		0.6 0.6		0.9 0.9		1.0 1.0		1.3 1.3		1.1 1.1	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO=32 FO=256	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO=32 FO=256	2.2 2.2		2.9 2.9		3.4 3.4		4.4 4.4		3.8 3.8		ns ns
t <sub>P</sub>	Minimum Period (1/fmax)	FO=32 FO=256	12.5 13.8		10.0 11.0		8.7 9.6		6.1 6.7		9.6 10.6		ns ns
f <sub>MAX</sub>	Maximum Datapath Frequency	FO=32 FO=256		172.5 150.9		138.0 120.8		120.0 105.0		84.0 73.5		108.0 94.5	MHz MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

## A3265DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			nced nation			Preli	minary	Inforn	nation			
Output Mod	dule Timing	'–2' \$	Speed	'–1' S	Speed	'Std'	Speed	'–F' \$	Speed	3.3V	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	t Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		3.2		4.3		5.0		6.5		5.5	ns
t <sub>DHL</sub>	Data to Pad Low		3.9		5.2		6.1		7.9		6.7	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.1		5.4		6.4		8.3		7.1	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.4		5.9		6.9		9.0		7.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		9.5		11.1		14.5		12.3	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		7.1		9.5		11.1		14.5		12.3	ns
t <sub>GLH</sub>	G to Pad High		7.1		9.4		11.1		14.4		12.3	ns
t <sub>GHL</sub>	G to Pad Low		6.5		8.7		10.2		13.3		11.3	ns
t <sub>LSU</sub>	I/O Latch Output Setup	0.4		0.6		0.7		0.9		0.8		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		8.4		11.1		13.1		17.0		14.5	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		11.8		15.7		18.5		24.1		20.5	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.03		0.04		0.05		0.1		0.1	ns/pF
d <sub>TLL</sub>	Capacitive Loading, High to Low		0.02		0.03		0.07		0.1		0.1	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.3		0.4		0.5		0.7		0.6	ns/pF
	out Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		3.9		5.2		6.1		7.9		6.7	ns
t <sub>DHL</sub>	Data to Pad Low		3.2		4.3		5.0		6.5		5.5	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.1		5.5		6.4		8.4		7.1	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.4		5.9		6.9		9.0		7.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		9.5		11.1		14.5		12.3	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		7.1		9.5		11.1		14.5		12.3	ns
t <sub>GLH</sub>	G to Pad High		7.1		9.4		11.1		14.4		12.3	ns
t <sub>GHL</sub>	G to Pad Low		7.7		10.2		12.0		15.6		13.3	ns
t <sub>LSU</sub>	I/O Latch Setup	0.4		0.6		0.7		0.9		0.8		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		9.9		13.3		15.6		20.3		17.3	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		13.9		18.5		21.8		28.3		24.1	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.06		0.07		0.1		0.1	ns/pF
d <sub>TLL</sub>	Capacitive Loading, High to Low		0.04		0.05		0.06		0.1		0.1	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.3		0.4		0.5		0.7		0.6	ns/pF

Notes:

1. Delays based on 35pF loading.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

### A1280XL Timing Characteristics

(Worst-Case Commercial Conditions,  $V_{\,CC}$  = 4.75 V,  $T_{\,J}$  = 70°C)

Logic Modu	le Propagation Delays <sup>1</sup>	'–2' S	Speed	'–1' \$	Speed	'Std'	Speed	'–F' S	Speed	3. Spe	3V ∋ed <sup>5</sup>	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD1</sub>	Single Module		2.6		3.0		3.5		5.0		4.2	ns
t <sub>CO</sub>	Sequential Clk to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>GO</sub>	Latch G to Q		2.6		3.0		3.5		5.0		4.2	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		2.6		3.0		3.5		5.0		4.2	ns
Predicted R	louting Delays <sup>2</sup>											
t <sub>RD1</sub>	FO=1 Routing Delay		1.3		1.4		1.7		2.4		2.0	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.8		2.0		2.4		3.4		2.9	ns
t <sub>RD3</sub>	FO=3 Routing Delay		2.2		2.5		2.9		4.1		3.5	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.6		3.0		3.5		5.0		4.2	ns
t <sub>RD8</sub>	FO=8 Routing Delay		5.0		5.7		6.7		9.6		8.0	ns
Sequential	Timing Characteristics <sup>3,4</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		0.7		0.6		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		1.4		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.7		4.3		4.9		7.0		5.9		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	3.7		4.3		4.9		7.0		5.9		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	8.0		8.7		10		14		12		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
t <sub>outh</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>outsu</sub>	Output Buffer Latch Setup	0.3		0.4		0.4		0.6		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		200.0		167.0		130.0		90.0		110.0	MHz

#### Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. V<sub>CC</sub> = 3.0 V for 3.3V specifications.

#### A1280XL Timing Characteristics (continued)

Input Modu	le Propagation Delays		'–2' \$	Speed	'–1' \$	Speed	'Std'	Speed	'–F' \$	Speed	3.3V	Speed	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Pad to Y High			1.1		1.2		1.4		2.0		1.7	ns
t <sub>INYL</sub>	Pad to Y Low			1.3		1.4		1.7		2.4		2.0	ns
t <sub>INGH</sub>	G to Y High			2.0		2.3		2.7		3.9		3.2	ns
t <sub>INGL</sub>	G to Y Low			2.6		3.0		3.5		5.0		4.2	ns
Input Modu	le Predicted Routing De	elays <sup>1</sup>											
t <sub>IRD1</sub>	FO=1 Routing Delay			3.2		3.7		4.3		6.1		5.2	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			3.7		4.2		4.9		7.0		5.9	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			4.0		4.5		5.3		7.6		6.4	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			4.6		5.2		6.1		8.7		7.3	ns
t <sub>IRD8</sub>	FO=8 Routing Delay			6.6		7.5		8.8		12.6		10.6	ns
Global Cloc	k Network												
t <sub>CKH</sub>	Input Low to High	FO = 32 FO = 384		5.1 5.7		5.8 6.5		6.8 7.6		9.7 10.9		8.2 9.1	ns ns
t <sub>CKL</sub>	Input High to Low	FO = 32 FO = 384		5.0 5.7		5.7 6.5		6.7 7.6		9.6 10.9		8.0 9.1	ns ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32 FO = 384	3.2 3.5		3.5 3.9		4.3 4.6		6.1 6.6		5.2 5.5		ns ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32 FO = 384	3.2 3.5		3.5 3.9		4.3 4.6		6.1 6.6		5.2 5.5		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 384		0.8 0.8		0.9 0.9		1.0 1.0		1.4 1.4		1.2 1.2	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32 FO = 384	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 384	2.6 3.2		2.9 3.7		3.4 4.3		4.9 6.1		4.1 5.2		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 384	6.5 7.2		7.4 8.0		8.7 9.6		12.4 13.7		10.4 11.5		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 384		200.0 180.0		167.0 150.0		143.0 130.0		100.0 90.0		120.0 110.0	MHz MHz

(Worst-Case Commercial Conditions)

Note:

1. These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



### A1280XL Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

Output Mod	dule Timing	'–2' S	Speed	'–1' S	Speed	'Std' S	Speed	'–F' S	Speed	3.3V S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	: Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>DHL</sub>	Data to Pad Low		4.1		4.6		5.4		7.7		6.5	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.7		6.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		9.8		11.0		13.1		18.7		15.7	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		13.9		15.7		18.5		26.4		22.2	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.04		0.05		0.06		0.06	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.05		0.06		0.07		0.08		0.08	ns/pF
CMOS Outp	out Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data to Pad High		4.8		5.4		6.4		9.1		7.7	ns
t <sub>DHL</sub>	Data to Pad Low		3.4		3.8		4.5		6.4		5.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		3.8		4.3		5.0		7.1		6.0	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.1		4.7		5.5		7.9		6.6	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		5.4		6.1		7.2		10.3		8.6	ns
t <sub>GLH</sub>	G to Pad High		4.2		4.8		5.6		8.0		6.7	ns
t <sub>GHL</sub>	G to Pad Low		4.7		5.4		6.3		9.0		7.6	ns
t <sub>LCO</sub>	I/O Latch Clock-Out (pad-to-pad), 64 clock loading		11.6		13.0		15.5		22.2		18.6	ns
t <sub>ACO</sub>	Array Clock-Out (pad-to-pad), 64 clock loading		16.4		18.5		21.8		31.2		26.2	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.05		0.06		0.07		0.08		0.08	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.05		0.05		0.06		0.07		0.07	ns/pF

Notes:

1. Delays based on 35 pF loading.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

#### A32140DX Timing Characteristics

(Worst-Case Commercial Conditions)

			nced nation		Preli	minary	Inform	ation		
Logic Modu	le Propagation Delays <sup>1</sup>	'–2 S	peed	'—1' S	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit s
Combinato	rial Functions									
t <sub>PD</sub>	Internal Array Module Delay		1.8		2.3		2.8		3.6	ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.9		2.5		3.0		3.8	ns
Predicted F	Routing Delays <sup>2</sup>									
t <sub>RD1</sub>	FO=1 Routing Delay		1.0		1.3		1.6		2.0	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.4		1.9		2.2		2.8	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.8		2.4		2.8		3.7	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.2		2.9		3.4		4.5	ns
t <sub>RD5</sub>	FO=8 Routing Delay		3.8		5.0		5.9		7.7	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.5		0.7		0.78		1.0	ns
Sequential	Timing Characteristics <sup>3, 4</sup>									
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.1		2.8		3.3		4.3	ns
t <sub>GO</sub>	Latch Gate-to-Output		1.8		2.3		2.8		3.6	ns
t <sub>SU</sub>	Flip-Flop (Latch) Setup Time	0.3		0.4		0.47		0.6		ns
t <sub>H</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset to Output		2.1		2.8		3.3		4.3	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.6		0.9		1.0		1.3		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		ns
twclka	Flip-Flop (Latch) Clock Active Pulse Width	2.6		3.5		4.1		5.4		ns
<sup>t</sup> wasyn	Flip-Flop (Latch) Asynchronous Pulse Width	4.1		5.5		6.5		8.4		ns

Notes:

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

ACI

### A32140DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				anced nation		Preli	minary	<sup>,</sup> Inform	ation		
Input Modu	Ile Propagation Delays		'–2' S	Speed	' <b>–</b> 1' S	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INPY</sub>	Input Data Pad to Y			1.2		1.6		1.9		2.4	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output			2.3		3.1		3.7		4.7	ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Setup		0.3		0.4		0.47		0.6		ns
t <sub>ILA</sub>	Latch Active Pulse Width		3.1		4.2		4.9		6.4		ns
Input Modu	le Predicted Routing Delays <sup>1</sup>										
t <sub>IRD1</sub>	FO=1 Routing Delay			2.7		3.7		4.3		5.6	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			3.1		4.2		4.9		6.4	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.4		4.5		5.3		6.9	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			3.9		5.2		6.1		7.9	ns
t <sub>IRD5</sub>	FO=8 Routing Delay			5.6		7.5		8.8		11.4	ns
t <sub>IRDD</sub>	Decode-to-Output Routing Dela	у		0.3		0.4		0.5		0.7	ns
Global Cloo	ck Network										
t <sub>СКН</sub>	Input Low to High	FO=32 FO=486		6.2 6.8		8.3 9.1		9.7 10.7		12.7 13.9	ns ns
t <sub>CKL</sub>	Input High to Low	FO=32 FO=486		6.12 6.7		8.2 8.9		9.6 10.5		12.5 13.6	ns ns
t <sub>PW</sub>	Minimum Pulse Width	FO=32 FO=486	2.7 2.9		3.7 3.9		4.3 4.6		5.6 6.0		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO=32 FO=486		0.6 0.6		0.9 0.9		1.0 1.0		1.3 1.3	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO=32 FO=486	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO=32 FO=486	2.2 2.2		2.9 2.9		3.4 3.4		4.4 4.4		ns ns
t <sub>P</sub>	Minimum Period (1/fmax)	FO=32 FO=486	12.5 13.8		10.0 11.0		8.7 9.6		6.1 6.7		ns ns
f <sub>MAX</sub>	Maximum Datapath Frequency	FO=32 FO=486		172.5 150.9		138.0 120.8		120.0 105.0		84.0 73.5	MHz MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

### A32140DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			anced nation		Preli	minary	Inform	ation		
Output Mod	dule Timing	' <b>-</b> 2 S	Speed	'–1' S	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.3		4.4		5.1		6.7	ns
t <sub>DHL</sub>	Data to Pad Low		3.5		4.6		5.4		7.1	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.1		5.5		6.4		8.4	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.4		5.9		6.9		9.0	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		9.5		11.1		14.5	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		7.1		9.5		11.1		14.5	ns
t <sub>GLH</sub>	G to Pad High		6.5		8.7		10.2		13.3	ns
<sup>t</sup> GHL	G to Pad Low		6.5		8.7		10.2		13.3	ns
t <sub>LSU</sub>	I/O Latch Output Setup	0.4		0.6		0.7		0.9		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		8.4		11.1		13.1		17.0	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		11.8		15.7		18.5		24.1	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.03		0.04		0.05		0.1	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.02		0.03		0.07		0.1	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.3		0.4		0.5		0.7	ns/pF
	out Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.5		4.6		5.4		7.1	ns
t <sub>DHL</sub>	Data to Pad Low		3.3		4.4		5.1		6.7	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.1		5.5		6.4		8.4	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		4.4		5.9		6.9		9.0	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		9.5		11.1		14.5	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		7.1		9.5		11.1		14.5	ns
t <sub>GLH</sub>	G to Pad High		6.5		8.7		10.2		13.3	ns
t <sub>GHL</sub>	G to Pad Low		6.5		8.7		10.2		13.3	ns
t <sub>LSU</sub>	I/O Latch Setup	0.4		0.6		0.7		0.9		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		9.9		13.3		15.6		20.3	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		13.9		18.5		21.8		28.3	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.06		0.07		0.1	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.04		0.05		0.06		0.1	ns/pF
twdo	Hard-Wired Wide Decode Output		0.3		0.4		0.5		0.7	ns/pF

Notes:

1. Delays based on 35 pF loading.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

**Act**ell

## A32100DX Timing Characteristics

(Worst-Case Commercial Conditions)

				Adv	/anced	Informa	ation			
Logic Modu	ule Propagation Delays	'–2 S	peed	'–1' \$	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Combinato	rial Functions									
t <sub>PD</sub>	Internal Array Module Delay		2.2		3.0		3.5		5.2	ns
t <sub>PDD</sub>	Internal Decode Module Delay		2.4		3.1		3.7		5.7	ns
Predicted M	Iodule Routing Delays									
t <sub>RD1</sub>	FO=1 Routing Delay		1.0		1.3		1.5		3.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.4		1.9		2.2		4.3	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.8		2.5		2.9		5.2	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.4		3.1		3.7		6.5	ns
t <sub>RD5</sub>	FO=8 Routing Delay		4.2		5.6		6.6		10.0	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.3		0.4		0.5		0.4	ns
Sequential	Timing Characteristics									
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.2		3.0		3.5		5.0	ns
t <sub>GO</sub>	Latch Gate-to-Output		2.2		3.0		3.5		5.0	ns
t <sub>SU</sub>	Flip-Flop (Latch) Setup Time	0.3		0.4		0.5		0.7		ns
t <sub>H</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset to Output		2.2		3.0		3.5		5.0	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.6		0.9		1.0		1.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.1		4.2		4.9		7.0		ns
<sup>t</sup> wasyn	Flip-Flop (Latch) Asynchronous Pulse Width	4.1		5.4		6.4		7.0		ns

## A32100DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				٨d	anced	Informa	ation			
Logic Modu	ule Timing	'–2 \$	Speed	·_1' \$	Speed	'Std'	Speed	'–F' S	speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Synchrono	us SRAM Operations									
t <sub>RC</sub>	Read Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>WC</sub>	Write Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>RCKHL</sub>	Clock High/Low Time	3.2		4.3		5.0		7.1		ns
t <sub>RCO</sub>	Data Valid After Clock High/Low		3.2		4.3		5.0		7.1	ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSU</sub>	Read Enable Setup	0.6		0.8		0.9		1.4		ns
t <sub>RENH</sub>	Read Enable Hold	3.2		4.3		5.0		0.7		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>BENS</sub>	Block Enable Setup	2.6		3.5		4.1		5.6		ns
t <sub>BENH</sub>	Block Enable Hold	0.0		0.0		0.0		0.0		ns
Asynchron	ous SRAM Operations									
t <sub>RPD</sub>	Asynchronous Access Time		7.7		10.2		12.0		17.2	ns
t <sub>RDADV</sub>	Read Address Valid	8.3		11.1		13.0		18.6		ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSUA</sub>	Read Enable Setup to Address Valid	0.57		0.8		0.9		1.4		ns
t <sub>RENHA</sub>	Read Enable Hold	3.2		4.3		5.0		7.1		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>DOH</sub>	Data Out Hold Time		1.1		1.5		1.8		2.6	ns

ACI

### A32100DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Max. Min. Max. <th< th=""></th<>								
Input Modu	le Propagation Delays		'–2' \$	Speed	'–1' \$	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INPY</sub>	Input Data Pad to Y			1.4		1.9		2.2		2.9	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output <sup>1</sup>			2.9		3.8		4.5		5.0	ns
t <sub>INH</sub>	Input Latch Hold <sup>1</sup>		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Setup <sup>1</sup>		0.45		0.6		0.7		0.6		ns
t <sub>ILA</sub>	Latch Active Pulse Width <sup>1</sup>		4.4		5.9		6.9		7.0		ns
Input Modu	le Predicted Routing Delays										
t <sub>IRD1</sub>	FO=1 Routing Delay			1.6		2.1		2.5		6.1	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			2.0		2.7		3.2		7.0	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			2.6		3.4		4.0		7.6	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			2.6		3.4		4.0		8.7	ns
t <sub>IRD8</sub>	FO=8 Routing Delay			4.1		5.4		6.4		12.6	ns
Global Cloo	ck Network										
t <sub>СКН</sub>	Input Low to High	FO=32 FO=635		4.7 5.7		6.3 7.7		7.4 9.0		8.4 9.9	ns ns
t <sub>CKL</sub>	Input High to Low	FO=32 FO=635		4.8 6.4		6.4 8.5		7.5 10.0		8.4 11.3	ns ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO=32 FO=635	2.5 2.7		3.3 3.7		3.9 4.3		5.07 5.59		ns ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO=32 FO=635	2.5 2.7		3.3 3.7		3.9 4.3		5.07 5.59		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO=32 FO=635		0.6 0.6		0.9 0.9		1.0 1.0		1.4 1.4	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO=32 FO=635	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO=32 FO=635	2.2 2.7		2.9 3.7		3.4 4.3		4.9 6.1		ns ns
t <sub>P</sub>	Minimum Period (1/fmax)	FO=32 FO=635	5.0 5.5		7.4 8.2		7.9 8.6		12.4 13.7		ns ns
f <sub>HMAX</sub>	Maximum Datapath Frequency	FO=32 FO=635		182.6 166.8		146 133		127 116		88.9 81.2	MHz MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

### A32100DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				Adv	anced	Informa	ation			
Output Mod	dule Timing	'–2' S	Speed	'–1' \$	Speed	'Std'	Speed	'–F' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.7		4.9		5.8		4.8	ns
t <sub>DHL</sub>	Data to Pad Low		4.5		6.0		7.1		6.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.1		6.8		8.0		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		8.3		11.1		13.0		8.0	ns
t <sub>GHL</sub>	G to Pad Low		9.0		12.0		14.1		9.0	ns
t <sub>LSU</sub>	I/O Latch Output Setup	0.26		0.3		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		8.4		11.1		13.1		18.7	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		11.8		15.7		18.5		26.5	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.03		0.0		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.04		0.1		0.07		0.10	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.04		0.1		0.06		0.09	ns
CMOS Outp	out Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		4.5		6.0		7.1		9.1	ns
t <sub>DHL</sub>	Data to Pad Low		3.7		4.9		5.8		6.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.1		6.8		8.0		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		8.3		11.1		13.0		8.0	ns
t <sub>GHL</sub>	G to Pad Low		9.0		12.0		14.1		9.0	ns
t <sub>LSU</sub>	I/O Latch Setup	0.26		0.3		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		9.9		13.2		15.5		22.3	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		13.9		18.5		21.8		31.2	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.1		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.04		0.1		0.06		0.09	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.04		0.1		0.06		0.09	ns

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

**Act**ell

## A32200DX Timing Characteristics

(Worst-Case Commercial Conditions)

				Adv	anced	Informa	ation			
Logic Modu	le Propagation Delays	'–2 S	peed	'–1' \$	Speed	'Std'	Speed	'–F' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Combinato	rial Functions									
t <sub>PD</sub>	Internal Array Module Delay		2.0		2.7		3.2		5.2	ns
t <sub>PDD</sub>	Internal Decode Module Delay		2.5		3.3		3.9		5.7	ns
Predicted M	Iodule Routing Delays									
t <sub>RD1</sub>	FO=1 Routing Delay		1.1		1.5		1.8		3.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.7		2.2		2.6		4.3	ns
t <sub>RD3</sub>	FO=3 Routing Delay		2.1		2.8		3.3		5.2	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.6		3.4		4.0		6.5	ns
t <sub>RD5</sub>	FO=8 Routing Delay		4.5		6.0		7.0		10.0	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.6		0.8		0.9		0.4	ns
Sequential	Timing Characteristics									
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.3		3.1		3.6		5.0	ns
t <sub>GO</sub>	Latch Gate-to-Output		2.0		2.7		3.2		5.0	ns
t <sub>SU</sub>	Flip-Flop (Latch) Setup Time	0.3		0.4		0.47		0.7		ns
t <sub>H</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset to Output		2.3		3.1		3.6		5.0	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.6		0.9		1.0		1.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.1		4.2		4.9		7.0		ns
<sup>t</sup> wasyn	Flip-Flop (Latch) Asynchronous Pulse Width	4.1		5.5		6.5		7.0		ns

## A32200DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				Ad۱	/anced	Informa	ation			
Logic Modu	ule Timing	'–2 S	'-2 Speed '-1' Speed		'Std' Speed		'-F' Speed			
Parameter	Description	Min.	Min. Max. Min. Max. I		Min.	Max.	Min.	Max.	Units	
Synchronous SRAM Operations										
t <sub>RC</sub>	Read Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>WC</sub>	Write Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>RCKHL</sub>	Clock High/Low Time	3.2		4.3		5.0		7.1		ns
t <sub>RCO</sub>	Data Valid After Clock High/Low		3.2		4.3		5.0		7.1	ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSU</sub>	Read Enable Setup	0.6		0.8		0.9		1.4		ns
t <sub>RENH</sub>	Read Enable Hold	3.2		4.3		5.0		0.7		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>BENS</sub>	Block Enable Setup	2.6		3.5		4.1		5.6		ns
t <sub>BENH</sub>	Block Enable Hold	0.0		0.0		0.0		0.0		ns
Asynchron	ous SRAM Operations									
t <sub>RPD</sub>	Asynchronous Access Time		7.7		10.2		12.0		17.2	ns
t <sub>RDADV</sub>	Read Address Valid	8.3		11.1		13.0		18.6		ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSUA</sub>	Read Enable Setup to Address Valid	0.57		0.8		0.9		1.4		ns
t <sub>RENHA</sub>	Read Enable Hold	3.2		4.3		5.0		7.1		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>DOH</sub>	Data Out Hold Time		1.1		1.5		1.8		2.6	ns



### A32200DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			Advanced Information								
Input Modu	le Propagation Delays		'–2' \$	Speed	'–1' \$	Speed	'Std' Speed		'-F' Speed		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INPY</sub>	Input Data Pad to Y			1.4		1.9		2.2		2.9	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output <sup>1</sup>			3.3		4.3		5.1		5.0	ns
t <sub>INH</sub>	Input Latch Hold <sup>1</sup>		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Setup <sup>1</sup>		0.45		0.6		0.7		0.6		ns
t <sub>ILA</sub>	Latch Active Pulse Width <sup>1</sup>		4.4		5.9		6.9		7.0		ns
Input Modu	Ile Predicted Routing Delays										
t <sub>IRD1</sub>	FO=1 Routing Delay			1.9		2.6		3.0		6.1	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			2.5		3.3		3.9		7.0	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.3		4.4		5.2		7.6	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			3.9		5.2		6.1		8.7	ns
t <sub>IRD5</sub>	FO=8 Routing Delay			5.0		6.7		7.9		8.7	ns
t <sub>IRDD</sub>	Decode-to-Output Delay			0.3		0.4		0.5		12.6	ns
Global Cloo	ck Network										
t <sub>СКН</sub>	Input Low to High	FO=32 FO=635		5.3 6.1		7.1 8.2		8.3 9.6		8.4 9.9	ns ns
t <sub>CKL</sub>	Input High to Low	FO=32 FO=635		5.2 6.8		7.0 9.0		8.2 10.6		8.4 11.3	ns ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO=32 FO=635	2.7 2.9		3.7 3.9		4.3 4.6		6.1 6.6		ns ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO=32 FO=635	2.7 2.9		3.7 3.9		4.3 4.6		6.1 6.6		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO=32 FO=635		0.6 0.6		0.9 0.9		1.0 1.0		1.4 1.4	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO=32 FO=635	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO=32 FO=635	2.2 2.7		2.9 3.7		3.4 4.3		4.9 6.1		ns ns
t <sub>P</sub>	Minimum Period (1/fmax)	FO=32 FO=635	5.5 6.1		7.4 8.2		8.7 9.6		12.4 13.7		ns ns
f <sub>HMAX</sub>	Maximum Datapath Frequency	FO=32 FO=635		165.3 150.9		132.3 120.8		115.0 105.0		80.0 73.0	MHz MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

### A32200DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				Adv	anced	Informa	ation			
Output Mod	dule Timing	'–2' S	Speed	'–1' \$	Speed	'Std'	Speed	'-F' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.7		4.9		5.8		4.8	ns
t <sub>DHL</sub>	Data to Pad Low		4.5		6.0		7.1		6.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.2		6.9		8.1		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		8.3		11.1		13.0		8.0	ns
t <sub>GHL</sub>	G to Pad Low		8.9		11.9		14.0		9.0	ns
t <sub>LSU</sub>	I/O Latch Output Setup	0.26		0.3		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		8.4		11.1		13.1		18.7	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		11.8		15.7		18.5		26.5	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.03		0.0		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.04		0.1		0.07		0.10	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.04		0.1		0.06		0.09	ns
CMOS Outp	out Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.7		4.9		7.1		9.1	ns
t <sub>DHL</sub>	Data to Pad Low		4.5		6.0		5.8		6.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.2		6.9		8.1		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		8.3		11.1		13.0		8.0	ns
t <sub>GHL</sub>	G to Pad Low		8.9		11.9		14.0		9.0	ns
t <sub>LSU</sub>	I/O Latch Setup	0.26		0.3		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		9.9		13.2		15.5		22.3	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		13.9		18.5		21.8		31.2	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.04		0.1		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.04		0.1		0.06		0.09	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.04		0.1		0.06		0.09	ns

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.

**Act**ell

## A32300DX Timing Characteristics

(Worst-Case Commercial Conditions)

				Adv	anced	Informa	ation			
Logic Modu	ule Propagation Delays	'–2 S	peed	'–1' \$	Speed	'Std' Speed		'-F' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Combinato	rial Functions									
t <sub>PD</sub>	Internal Array Module Delay		2.2		2.9		3.4		5.2	ns
t <sub>PDD</sub>	Internal Decode Module Delay		2.5		3.3		3.9		5.7	ns
Predicted M	Iodule Routing Delays									
t <sub>RD1</sub>	FO=1 Routing Delay		1.1		1.5		1.8		3.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.7		2.3		2.7		4.3	ns
t <sub>RD3</sub>	FO=3 Routing Delay		2.4		3.1		3.7		5.2	ns
t <sub>RD4</sub>	FO=4 Routing Delay		2.9		3.9		4.6		6.5	ns
t <sub>RD5</sub>	FO=8 Routing Delay		5.2		7.0		8.2		10.0	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.6		0.8		0.9		0.4	ns
Sequential	Timing Characteristics									
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.3		3.1		3.6		5.0	ns
t <sub>GO</sub>	Latch Gate-to-Output		2.2		2.9		3.4		5.0	ns
t <sub>SU</sub>	Flip-Flop (Latch) Setup Time	0.3		0.3		0.5		0.7		ns
t <sub>H</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset to Output		2.2		3.0		3.5		5.0	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.6		0.9		1.0		1.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.1		4.2		4.9		7.0		ns
<sup>t</sup> wasyn	Flip-Flop (Latch) Asynchronous Pulse Width	3.5		4.7		5.5		7.0		ns

## A32300DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				Ad۱	/anced	Informa	ation			
Logic Modu	ule Timing	'–2 S	'-2 Speed '-1' Speed		'Std' Speed		'-F' Speed			
Parameter	Description	Min.	Min. Max. Min. Max. I		Min.	Max.	Min.	Max.	Units	
Synchronous SRAM Operations										
t <sub>RC</sub>	Read Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>WC</sub>	Write Cycle Time	6.4		8.5		10.0		14.3		ns
t <sub>RCKHL</sub>	Clock High/Low Time	3.2		4.3		5.0		7.1		ns
t <sub>RCO</sub>	Data Valid After Clock High/Low		3.2		4.3		5.0		7.1	ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSU</sub>	Read Enable Setup	0.6		0.8		0.9		1.4		ns
t <sub>RENH</sub>	Read Enable Hold	3.2		4.3		5.0		0.7		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>BENS</sub>	Block Enable Setup	2.6		3.5		4.1		5.6		ns
t <sub>BENH</sub>	Block Enable Hold	0.0		0.0		0.0		0.0		ns
Asynchron	ous SRAM Operations									
t <sub>RPD</sub>	Asynchronous Access Time		7.7		10.2		12.0		17.2	ns
t <sub>RDADV</sub>	Read Address Valid	8.3		11.1		13.0		18.6		ns
t <sub>ADSU</sub>	Address/Data Setup Time	1.5		2.0		2.4		3.4		ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		ns
t <sub>RENSUA</sub>	Read Enable Setup to Address Valid	0.57		0.8		0.9		1.4		ns
t <sub>RENHA</sub>	Read Enable Hold	3.2		4.3		5.0		7.1		ns
t <sub>WENSU</sub>	Write Enable Setup	2.6		3.4		4.0		5.4		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		ns
t <sub>DOH</sub>	Data Out Hold Time		1.1		1.5		1.8		2.6	ns



### A32300DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

					٨dv	anced l	nforma	ation			
Input Modu	le Propagation Delays		'–2' \$	Speed	'–1' \$	Speed	'Std' Speed		'-F' Speed		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INPY</sub>	Input Data Pad to Y			1.4		1.9		2.2		2.9	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output <sup>1</sup>			2.9		3.8		4.5		5.0	ns
t <sub>INH</sub>	Input Latch Hold <sup>1</sup>		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Setup <sup>1</sup>		0.45		0.6		0.7		0.6		ns
t <sub>ILA</sub>	Latch Active Pulse Width <sup>1</sup>		4.4		5.9		6.9		7.0		ns
Input Modu	le Predicted Routing Delays										
t <sub>IRD1</sub>	FO=1 Routing Delay			1.9		2.6		3.0		6.1	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			2.5		3.3		3.9		7.0	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.3		4.4		5.2		7.6	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			3.9		5.2		6.1		8.7	ns
t <sub>IRD5</sub>	FO=8 Routing Delay			5.0		6.7		7.9		8.7	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay	/		0.6		0.8		0.9			ns
Global Cloo	ck Network										
<sup>t</sup> скн	Input Low to High	FO=32 FO=635		6.4 7.3		8.6 9.7		10.1 11.4		8.4 9.9	ns ns
t <sub>CKL</sub>	Input High to Low	FO=32 FO=635		6.6 7.1		8.8 9.5		10.3 11.2		8.4 11.3	ns ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO=32 FO=635	3.0 3.3		4.0 4.3		4.7 5.1		6.1 6.6		ns ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO=32 FO=635	3.0 3.3		4.0 4.3		4.7 5.1		6.1 6.6		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO=32 FO=635		0.6 0.6		0.9 0.9		1.0 1.0		1.4 1.4	ns ns
t <sub>SUEXT</sub>	Input Latch External Setup	FO=32 FO=635	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO=32 FO=635	2.2 2.7		2.9 3.7		3.4 4.3		4.9 6.1		ns ns
t <sub>P</sub>	Minimum Period (1/fmax)	FO=32 FO=635	5.5 6.1		7.4 8.2		9.3 10.2		12.4 13.7		ns ns
f <sub>HMAX</sub>	Maximum Datapath Frequency	FO=32 FO=635		153.8 140.9		123.1 112.7		107 98		74.9 68.6	MHz MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

### A32300DX Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

				Adv	anced	Informa	ation			
Output Mod	dule Timing	'–2' S	Speed	' <b>–</b> 1' S	Speed	'Std'	Speed	'-F' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Output	Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		3.7		4.9		5.8		4.8	ns
t <sub>DHL</sub>	Data to Pad Low		4.4		5.9		6.9		6.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.1		6.8		8.0		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		4.3		5.7		6.7		8.0	ns
t <sub>GHL</sub>	G to Pad Low		5.4		7.1		8.4		9.0	ns
t <sub>LSU</sub>	I/O Latch Output Setup	0.26		0.3		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		8.4		11.1		13.1		18.7	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		11.8		15.7		18.5		26.5	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.26		0.3		0.4		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.32		0.4		0.5		0.10	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.03		0.04		0.05		0.09	ns
CMOS Outp	out Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data to Pad High		4.4		5.9		6.9		9.1	ns
t <sub>DHL</sub>	Data to Pad Low		3.7		4.9		5.8		6.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		4.8		6.4		7.5		7.2	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		5.1		6.8		8.0		7.9	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		8.3		11.1		13.0		14.0	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		11.1		13.0		14.0	ns
t <sub>GLH</sub>	G to Pad High		4.3		5.7		6.7		8.0	ns
t <sub>GHL</sub>	G to Pad Low		5.4		7.1		8.4		9.0	ns
t <sub>LSU</sub>	I/O Latch Setup	0.26		0.34		0.4		0.6		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-Out (Pad-to-Pad) 32 I/O		9.9		13.2		15.5		22.3	ns
t <sub>ACO</sub>	Array Latch Clock-Out (Pad-to-Pad) 32 I/O		13.9		18.5		21.8		31.2	ns
d <sub>TLH</sub>	Capacitive Loading, Low to High		0.32		0.4		0.5		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, High to Low		0.26		0.3		0.4		0.09	ns/pF
t <sub>WDO</sub>	Hard-Wired Wide Decode Output		0.03		0.04		0.05		0.09	ns

Notes:


1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance.

2. SSO information can be found in the "Simultaneously Switching Output Limits for Actel FPGAs" application note on page 4-125.



Package Pin Assignments

84-Pin PLCC Package (Top View)



Pin Number	A1225XL Function	A1240XL Function	A3265DX Function	A1280XL Function	A32100DX Function
2	CLKB,I/O	CLKB,I/O	CLKB,I/O	CLKB,I/O	CLKB
4	PRB,I/O	PRB,I/O	PRB,I/O	PRB,I/O	PRB
5	I/O	I/O	I/O (WD)	I/O	I/O (WD)
6	GND	GND	GND	GND	—
7	—	—	—	—	QCLKC
8	I/O	I/O	I/O (WD)	I/O	I/O (WD)
9	I/O	I/O	I/O (WD)	I/O	I/O (WD)
10	DCLK,I/O	DCLK,I/O	DCLK,I/O	DCLK,I/O	DCLK
12	MODE (GND)				
22	VCC	VCC	VCC	VCC	VCC
23	VCC	VCC	VCC	VCC	VSV (VCC)
28	GND	GND	GND	GND	GND
38	I/O	I/O	I/O (WD)	I/O	I/O
39	I/O	I/O	I/O (WD)	I/O	I/O
43	VCC	VCC	VCC	VCC	VCC
44	I/O	I/O	I/O (WD)	I/O	I/O
46	I/O	I/O	I/O (WD)	I/O	I/O
47	I/O	I/O	I/O (WD)	I/O	I/O
49	GND	GND	GND	GND	GND
63	GND	GND	GND	GND	GND
64	VCC	VCC	VCC	VCC	VCC
65	VCC	VCC	VCC	VCC	VCC
70	GND	GND	GND	GND	GND
76	SDI,I/O	SDI,I/O	SDI,I/O	SDI,I/O	SDI,I/O
78	I/O	I/O	I/O (WD)	I/O	I/O
79	I/O	I/O	I/O (WD)	I/O	I/O
80	I/O	I/O	I/O (WD)	I/O	I/O
81	PRA,I/O	PRA,I/O	PRA,I/O	PRA,I/O	PRA,I/O
83	CLKA,I/O	CLKA,I/O	CLKA,I/O	CLKA,I/O	CLKA,I/O
84	VCC	VCC	VCC	VCC	VCC

01 Din	DI CC	) Package
84-PIN	PLUU	, rackage

Notes:

1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module

2. Wide Decode I/O (WD) can also be general purpose user I/O

3. NC : Denotes No Connection


4. All unlisted pin numbers are user I/O's

5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Package Pin Assignments

84-Pin PLCC Package (Top View)



#### 84-Pin PLCC Package

Pin Number	A32100DX Function
2	CLKB, I/O
4	PRB, I/O
5	I/O (WD)
7	QCLKC, I/O
8	I/O (WD)
9	I/O (WD)
10	DCLK, I/O
12	MODE (GND)
22	VCC
23	VSV (VCC)
28	GND
34	TMS, I/O
35	TDI, I/O
36	I/O (WD)
37	QCLKA, I/O
38	I/O (WD)
39	I/O (WD)
43	VCC
44	I/O (WD)
45	QCLKB, I/O
46	I/O (WD)
47	I/O (WD)
50	GND
51	I/O (WD)
52	SDI
53	TCK, I/O
63	VKS (GND)
64	VPP (VCC)
65	VCC
70	GND
76	SDI, I/O
78	I/O (WD)
79	I/O (WD)
80	QCLKD, I/O
81	PRA, I/O
83	CLKA, I/O
84	VCC

#### Notes:


1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module

- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's

5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

Act

Package Pin Assignments (continued) 100-pin PQFP Package, 100-pin VQFP Package (Top View)



Pin Number	A1225XL- PQ100 Function	A1225XL- VQ100 Function	A1240XL- PQ100 Function
2	DCLK, I/O	MODE (GND)	DCLK, I/O
4	MODE	I/O	MODE (GND)
7	I/O	GND	I/O
9	GND	I/O	GND
14	I/O	VCC	I/O
15	I/O	VCC	I/O
16	VCC	I/O	VCC
17	VCC	I/O	VCC
20	I/O	GND	I/O
22	GND	I/O	GND
32	I/O	GND	I/O
34	GND	I/O	GND
38	I/O	VCC	I/O
40	VCC	I/O	VCC
44	I/O	GND	I/O
46	GND	I/O	GND
55	I/O	GND	I/O
57	GND	I/O	GND
62	I/O	GND	I/O
63	I/O	VCC	I/O

Pin Number	A1225XL- PQ100 Function	A1225XL- VQ100 Function	A1240XL- PQ100 Function
64	GND	VCC	GND
65	VCC	VCC	VCC
66	VCC	I/O	VCC
67	VCC	I/O	VCC
70	I/O	GND	I/O
72	GND	I/O	GND
77	I/O	SDI, I/O	I/O
79	SDI, I/O	I/O	SDI, I/O
82	I/O	GND	I/O
84	GND	I/O	GND
85	I/O	PRA, I/O	I/O
87	PRA, I/O	CLKA, I/O	PRA, I/O
88	I/O	VCC	I/O
89	CLKA, I/O	I/O	CLKA, I/O
90	VCC	CLKB, I/O	VCC
92	CLKB, I/O	PRB, I/O	CLKB, I/O
94	PRB, I/O	GND	PRB, I/O
96	GND	I/O	GND
100	I/O	DCLK, I/O	I/O

100-pin PQFP Package, 100-pin VQFP Package

#### Notes:


1. NC : Denotes No Connection

2. All unlisted pin numbers are user I/O's

3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# Package Pin Assignments (continued) 144-Pin PQFP Package (Top View)



Pin Number	A1240XL Function	Pin Number	A1240XL Function
2	MODE (GND)	89	VCC
9	GND	90	VCC
10	GND	91	VCC
11	GND	92	VCC
18	VCC	93	VCC
19	VCC	100	GND
20	VCC	101	GND
21	VCC	102	GND
28	GND	110	SDI, I/O
29	GND	116	GND
30	GND	117	GND
44	GND	118	GND
45	GND	123	PRA, I/O
46	GND	125	CLKA, I/O
54	VCC	126	VCC
55	VCC	127	VCC
56	VCC	128	VCC
64	GND	130	CLKB, I/O
65	GND	132	PRB, I/O
79	GND	136	GND
80	GND	137	GND
81	GND	138	GND
88	GND	144	DCLK, I/O

### 144-Pin PQFP Package

Notes:


1. NC : Denotes No Connection

2. All unlisted pin numbers are user I/O's

3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# Package Pin Assignments (continued) 160-pin PQFP Package (Top View)



#### Notes:


- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

160-Pin	PQFP	Package
---------	------	---------

Pin Number	A3265DX Function	A1280XL Function	A32140DX Function	Pin Number	A3265DX Function	A1280XL Function	A32140DX Function
2	DCLK,I/O	DCLK,I/O	DCLK,I/O	80	GND	GND	GND
4	I/O	I/O	I/O (WD)	82	I/O	I/O	TDO, I/O
5	I/O (WD)	I/O	I/O (WD)	83	I/O	I/O	I/O (WD)
6	VCC	VCC	VCC	84	I/O	I/O	I/O (WD)
7	I/O (WD)	I/O	I/O	86	VCC	VCC	VCC
11	GND	GND	GND	87	I/O (WD)	I/O	I/O
13	I/O (WD)	I/O	I/O (WD)	88	I/O (WD)	I/O	I/O (WD)
14	I/O (WD)	I/O	I/O (WD)	89	GND	GND	GND
16	PRB,I/O	PRB,I/O	PRB,I/O	92	I/O (WD)	I/O	I/O
18	CLKB,I/O	CLKB,I/O	CLKB,I/O	93	I/O (WD)	I/O	I/O
20	VCC	VCC	VCC	96	I/O (WD)	I/O	I/O (WD)
21	CLKA,I/O	CLKA,I/O	CLKA,I/O	97	I/O (WD)	I/O	I/O
23	PRA,I/O	PRA,I/O	PRA,I/O	98	VCC	VCC	VCC
24	I/O	I/O	I/O (WD)	99	GND	GND	GND
25	I/O (WD)	I/O	I/O (WD)	106	I/O (WD)	I/O	I/O (WD)
26	I/O (WD)	I/O	I/O	107	I/O (WD)	I/O	I/O (WD)
29	I/O (WD)	I/O	I/O (WD)	109	GND	GND	GND
30	GND	GND	GND	111	I/O (WD)	I/O	I/O (WD)
31	I/O (WD)	I/O	I/O (WD)	112	I/O (WD)	I/O	I/O (WD)
34	I/O (WD)	I/O	I/O	114	VCC	VCC	VCC
35	VCC	VCC	VCC	115	I/O	I/O	I/O (WD)
36	I/O (WD)	I/O	I/O (WD)	116	I/O	I/O	I/O (WD)
37	I/O	I/O	I/O (WD)	118	I/O	I/O	TDI, I/O
38	SDI,I/O	SDI,I/O	SDI,I/O	119	I/O	I/O	TMS, I/O
40	GND	GND	GND	120	GND	GND	GND
44	GND	GND	GND	125	GND	GND	GND
49	GND	GND	GND	130	GND	GND	GND
54	VCC	VCC	VCC	135	VCC	VCC	VCC
57	VCC	VCC	VCC	138	VCC	VCC	VCC
58	VCC	VCC	VCC	139	VCC	VCC	VCC
59	GND	GND	GND	140	GND	GND	GND
60	VCC	VCC	VCC	145	GND	GND	GND
61	GND	GND	GND	150	VCC	VCC	VCC
62	I/O	I/O	TCK, I/O	155	GND	GND	GND
64	GND	GND	GND	159	MODE (GND)	MODE (GND)	
69	GND	GND	GND	160	GND	GND	GND



# Package Pin Assignments (continued) 160-pin PQFP Package (Top View)



#### Notes:


- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

160-Pin PQFP Package

Pin Number	A32100DX Function	Pin Number	A32100DX Function
2	DCLK	80	GND
4	I/O (WD)	82	SDO, I/O
5	I/O (WD)	83	I/O (WD)
6	VCC	84	I/O (WD)
11	GND	86	VCC
12	QCLKC, I/O	88	I/O (WD)
13	I/O (WD)	89	GND
14	I/O (WD)	90	I/O (WD)
16	PRB, I/O	91	QCLKB, I/O
18	CLKB, I/O	95	I/O (WD)
20	VCC	96	I/O (WD)
21	CLKA, I/O	98	VCC
23	PRA, I/O	99	GND
24	I/O (WD)	106	I/O (WD)
25	I/O (WD)	107	I/O (WD)
28	QCLKD	110	QCLKA, I/O
29	I/O (WD)	114	VCC
30	GND	115	I/O (WD)
31	I/O (WD)	116	I/O (WD)
35	VCC	118	TDI, I/O
36	I/O (WD)	119	TMS, I/O
37	I/O (WD)	120	GND
38	SDI, I/O	125	GND
40	GND	135	VCC
54	VCC	138	VSV (VCC)
57	VSV (VCC)	139	VCC
58	VCC	140	GND
59	GND	145	GND
60	VPP (VCC)	150	VCC
61	VKS (GND)	155	GND
62	TCK, I/O	159	MODE (GND)
64	GND	160	GND
69	GND		

ACI

Package Pin Assignments (continued) 208-Pin PQFP Package, 208-pin RQFP Package (Top View)



#### Notes:

- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 6. RQFP has an exposed circular metal heatsink on the top surface.

A32200DX-PQ208 Function

I/O

GND

VCC I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O I/O

I/O GND

TCK, I/O

GND

VCC

GND

VCC

VCC

vcc

I/O

I/O I/O

I/O I/O

I/O

I/O

I/O

I/O GND

I/O

I/O

I/O I/O

I/O

GND

vcò

I/O

I/O

SDI,I/O

I/O (WD)

I/O (WD)

I/O (WD)

I/O (WD)

I/O (WD)

I/O (WD)

PRÀ,I/O

I/O

VCC

vcc

GND

I/O

I/O

I/O

I/O

I/O

I/O

vcc

I/O (WD)

I/O (WD)

DCLK,I/O

CLKB,I/O

PRB,I/O

I/O (WD)

I/O (WD)

I/O (WD)

I/O (WD)

QCLKC, I/O

CLKA,I/O

QCLKD, I/O

A32200DX-

RQ208 Function

I/O (WD)

I/O (WD)

I/O (WD) 1/O (WD)

I/O (WD) I/O (WD)

QCLKB, I/O

VCC

I/O

I/O

I/O

I/O

VCC

GND

I/O

I/O

I/O

I/O I/O (WD)

I/O

I/O

I/O vcc

I/O

I/O (WD)

I/O (WD) TDI, I/O

TMS, I/O

GND

VCC

I/O

VCC

VCC

I/O

MODE

VCC

GND

GND

VCC

I/O (WD)

I/O (WD) 1/0 (WD)

QCLKA, I/O

GND

I/O TDO, I/O

Pin Number	A1280XL Function	A32140DX Function	A32200DX- PQ208 Function	A32200DX- RQ208 Function		Pin Number	A1280XL Function	A32140DX Function
1	GND	GND	GND	I/O	1	104	I/O	I/O
2	NC	VCC	VCC	DCLK, I/O		105	GND	GND
3	MODE (GND)	MODE (GND)	MODE (GND)	I/O		106	NC	VCC
5	1/0	1/O	1/0	I/O (WD)		107	I/O	I/O
6	1/O	1/O	1/O	I/O (WD)		108	1/O	1/O
7	1/O	1/O	1/O	VCC		110	1/O	1/O
, 9	NC	1/O	1/O	1/0		112	NC	1/O
10	NC	1/O	1/O	1/O		113	NC	1/O
11	NC	1/O	1/O	1/O		114	NC	1/O
	1/0		1/O	QCLKC, I/O				
13		1/0		. ,		115	NC	1/O
15	1/O	I/O	I/O	I/O (WD)		117	I/O	I/O
16	NC	I/O	I/O	I/O (WD)		121	I/O	I/O
17	VCC	VCC	VCC	I/O		122	I/O	I/O
19	I/O	I/O	I/O	I/O (WD)		126	GND	GND
20	I/O	I/O	I/O	I/O (WD)		128	I/O	TCK, I/O
22	GND	GND	GND	PRB, I/O		129	GND	GND
24	I/O	I/O	I/O	CLKB, I/O		130	VCC	VCC
26	I/O	I/O	I/O	GND		131	GND	GND
27	GND	GND	GND	VCC		132	VCC	VCC
28	VCC	VCC	VCC	I/O		133	VCC	VCC
29	VCC	VCC	VCC	CLKA, I/O		136	VCC	VCC
30	I/O	I/O	I/O	PRA, I/O		137	I/O	I/O
32	VCC	VCC	VCC	I/O (WD)		138	I/O	I/O
33	I/O	I/O	I/O	I/O (WD)		141	NC	I/O
38	I/O	I/O	I/O	QCLKD, I/O		142	I/O	I/O
40	I/O	I/O	I/O	I/O (WD)		144	1/O	1/O
41	NC	1/O	1/O	I/O (WD)		146	NC	1/O
42	NC	1/O	1/O	1/O		147	NC	1/O
43	NC	1/O	1/O	1/O		148	NC	1/O
45	1/0	1/O	1/O	VCC		149	NC	1/O
	1/O	1/O	1/O				GND	GND
47				I/O (WD)		150		
48	1/O	I/O	1/0	I/O (WD)		151	I/O	1/O
50	NC	I/O	I/O	SDI, I/O		152	I/O	I/O
51	NC	I/O	I/O	I/O		154	I/O	I/O
52	GND	GND	GND	GND		155	I/O	I/O
53	GND	GND	GND	I/O		156	I/O	I/O
54	I/O	TMS, I/O	TMS, I/O	I/O		157	GND	GND
55	I/O	TDI, I/O	TDI, I/O	I/O		159	SDI,I/O	SDI,I/O
57	I/O	I/O (WD)	I/O (WD)	I/O		161	I/O	I/O (WD)
58	I/O	I/O (WD)	I/O (WD)	I/O		162	I/O	I/O (WD)
59	I/O	I/O	I/O	GND		164	VCC	VCC
60	VCC	VCC	VCC	I/O		165	NC	I/O
61	NC	I/O	I/O	I/O		166	NC	I/O
62	NC	I/O	I/O	I/O		168	I/O	I/O (WD)
65	I/O	I/O	QCLKA, I/O	I/O		169	I/O	I/O (WD)
66	I/O	I/O (WD)	I/O (WD)	I/O		171	NC	I/O
67	NC	I/O (WD)	I/O (WD)	1/O		176	1/0	"O (WD)
68	NC	1/O	1/O	1/O		177	1/O	I/O (WD)
70	1/0	I/O (WD)	I/O (WD)	1/O		178	PRA,I/O	PRA,I/O
70	1/O	I/O (WD)	I/O (WD)	1/O		180	CLKA,I/O	CLKA,I/O
74	1/O	I/O	1/O	VCC		180	NC	I/O
74	1/O	1/O						
				VCC		182	NC	VCC
78	GND	GND	GND	VCC		183	VCC	VCC
79	VCC	VCC	VCC	VCC		184	GND	GND
80	NC	VCC	VCC	GND		186	CLKB,I/O	CLKB,I/O
81	I/O	I/O	I/O	TCK, I/O		187	I/O	I/O
83	I/O	I/O	I/O	GND		188	PRB,I/O	PRB,I/O
85	I/O	I/O (WD)	I/O (WD)	I/O		190	I/O	I/O (WD)
86	I/O	I/O (WD)	I/O (WD)	I/O		191	I/O	I/O (WD)
89	NC	I/O	I/O	I/O		193	NC	I/O
90	NC	I/O	I/O	I/O		194	NC	I/O (WD)
91	I/O	I/O	QCLKB, I/O	I/O		195	NC	I/O (WD)
93	I/O	I/O (WD)	I/O (WD)	I/O		196	I/O	I/O`́
94	1/O	I/O (WD)	I/O (WD)	1/O		197	NC	1/O
95	NC	I/O	1/O	1/O		201	NC	1/O
96	NC	1/O	1/O	1/O		202	VCC	VCC
97	NC	1/O	1/O	1/O		202	1/O	1/O (WD)
98	VCC	VCC	VCC	1/O		203	1/O	I/O (WD)
98 100	1/O	I/O (WD)	I/O (WD)	1/O		204	1/O	1/O (WD) 1/O
			· · ·					
101 103	I/O I/O	I/O (WD) TDO, I/O	I/O (WD) TDO, I/O	I/O VCC		207 208	DCLK,I/O I/O	DCLK,I/O I/O
103	<b>1/U</b>	100,1/0	100,1/0	VUU		I 200	<i>v</i> U	1/0

69

TDÔ, I/Ó

vcc

208

I/O

I/O


TDÒ, I/Ó

I/O

103

ACI

Package Pin Assignments (continued) 208-Pin PQFP Package, 208-pin RQFP Package (Top View)



#### Notes:


- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 6. RQFP has an exposed circular metal heatsink on the top surface.

Pin Number	A32100DX- PQ208 Function	A32300DX- RQ208 Function	Pin Number	A32100DX- PQ208 Function	A32300DX- RQ208 Function
1	GND		104		GND
2	VCC	DCLK, I/O	105	GND	
3	MODE (GND)		106	VCC	SDO/TDO, I/O
5	. ,	I/O (WD)	107		I/O (WD)
6		I/O (WD)	108		I/O (WD)
7		VCC	110		VCC
9			112		
10			113		
11			114		I/O (WD)
13	I/O	QCLKC, I/O	115		I/O (WD)
15		I/O (WD)	117		QCLKB, I/O
16		I/O (WD)	121		I/O (WD)
17	VCC	. ,	122		I/O (WD)
19		I/O (WD)	126	GND	I/O (WD)
20		I/O (WD)	127		I/O (WD)
22	GND	PRB, I/O	128	TCK, I/O	
24		CLKB, I/O	129	VKS (GND)	VCC
26		GND	130	VPP (VCC)	GND
27	GND	VCC	131	GND	_
28	VCC		132	VCC	
29	VSV (VCC)	CLKA, I/O	133	VSV (VCC)	
30	<u> </u>	PRA, I/O	136	VCC	
32	VCC	I/O (WD)	137		I/O (WD)
33		I/O (WD)	138		I/O (WD)
38		QCLKD, I/O	141		I/O (WD)
40		I/O (WD)	142		I/O (WD)
40		I/O (WD)	144		QCLKA, I/O
42			146		QUE 01, 10
43			148		
43 45		VCC	147		
45 47		I/O (WD)	148		VCC
47 48		I/O (WD)	149	GND	¥00
40 50		SDI, I/O	150	and	I/O (WD)
50 51		50, 10	151		
	GND	GND			I/O (WD)
52		GND	154		TDI, I/O
53	GND		155		TMS, I/O
54	TMS, I/O		156	CND	GND
55	TDI, I/O		157	GND	VCC
57			159	SDI, I/O	
58	I/O (WD)		161	I/O (WD)	
59	I/O (WD)	GND	162	I/O (WD)	
60	VCC		164	VCC	
61			165		
62			166		
65	QCLKA, I/O		168	I/O (WD)	
66			169	I/O (WD)	
67			171	QCLKD, I/O	
68			176	I/O (WD)	
70	I/O (WD)		177	I/O (WD)	
71	I/O (WD)		178	PRA, I/O	VCC
74		VCC	180	CLKA, I/O	
77		VSV (VCC)	181		VSV (VCC)
78	GND	VCC	182	VCC	VCC
79	VCC	VPP (VCC)	183	VCC	
80	VCC	VKS (GND)	184	GND	
81		TCK, I/O	186	CLKB	
83		GND	187		GND
85	I/O (WD)		188	PRB, I/O	
86	I/O (WD)		190	I/O (WD)	
89			191	I/O (WD)	
90			193		
91	QCLKB, I/O		194		
93	I/O (WD)		196	QCLKC, I/O	
94	I/O (WD)		197		
95	, -,		201		
96			202	VCC	
97			203	I/O (WD)	
97 98	VCC		203	I/O (WD)	
98 100	I/O (WD)		204		MODE (GND)
100	I/O (WD)		208	DCLK, I/O	VCC
103	SDO, I/O	VCC	207		GND
103	300, 1/0	100	200		und

### 208-Pin PQFP Package, 208-pin RQFP Package



# Package Pin Assignments (continued) 240-Pin PQFP Package (Top View)



#### Notes:

- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
- 6. RQFP has an exposed circular metal heatsink on the top surface.


Pin Number	A32300DX Function
2	DCLK
6	I/O (WD)
7	I/O (WD)
8	VCC
15	QCLKC
17	I/O (WD)
18	I/O (WD)
21	I/O (WD)
22	I/O (WD)
24	PROBB
26	CLKB
28	GND
29	VCC
30	VCC
32	CLKA
33	I/O (WD)
34	PROBA
37	I/O (WD)
38	I/O (WD)
45	QCLKD
47	I/O (WD)
48	I/O (WD)
52	VCC
54	I/O (WD)
55	I/O (WD)
57	SDI
59	VCC
60	GND
61	GND
71	VCC
85	VCC
88	VSV (VCC)
89	VCC
90	VPP (VCC)
91	VKS (GND)
92	ТСК
94	GND
108	VCC
118	VCC
119	GND

Pin Number	A32300DX Function	
120	GND	
121	GND	
123	SDO/TDO	
125	I/O (WD)	
126	I/O (WD)	
128	VCC	
132	I/O (WD)	
133	I/O (WD)	
135	QCLKB	
142	I/O (WD)	
143	I/O (WD)	
147	I/O (WD)	
148	I/O (WD)	
150	VCC	
151	VCC	
152	GND	
159	I/O (WD)	
160	I/O (WD)	
163	I/O (WD)	
164	I/O (WD)	
166	QCLKA	
172	VCC	
174	I/O (WD)	
175	I/O (WD)	
178	BINOUT/TMS	
179	BININ/TMS	
180	GND	
181	VCC	
182	GND	
192	VCC	
206	VCC	
209	VSV (VCC)	
210	VCC	
219	VCC	
227	VCC	
237	GND	
238	MODE (GND)	
239	VCCA	
240	GND	

## 240-Pin PQFP Package

ACI

Package Pin Assignments (continued) 240-Pin RQFP Package (Top View)




- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Action probe usage; otherwise it can be terminated directly to GND.
- 6. RQFP has an exposed circular metal heatsink on the top surface.

Pin Number	A32200DX Function	]	Pin Number	A32200DX Function
2	DCLK, I/O		119	GND
6	I/O (WD)		120	GND
7	I/O (WD)		121	GND
8	VCC		123	TDO, I/O
15	QCLKC, I/O		125	I/O (WD)
17	I/O (WD)		126	I/O (WD)
18	I/O (WD)		128	VCC
21	I/O (WD)		132	I/O (WD)
22	I/O (WD)		133	I/O (WD)
24	PRB, I/O		135	QCLKB, I/O
26	CLKB, I/O		142	I/O (WD)
28	GND		143	I/O (WD)
29	VCC		150	VCC
30	VCC		151	VCC
32	CLKA, I/O		152	GND
34	PRA, I/O		159	I/O (WD)
37	I/O (WD)		160	I/O (WD)
38	I/O (WD)		163	I/O (WD)
45	QCLKD, I/O		164	I/O (WD)
47	I/O (WD)		166	QCLKA, I/O
48	I/O (WD)		172	VCC
52	VCC		174	I/O (WD)
54	I/O (WD)		175	I/O (WD)
55	I/O (WD)		178	TDI, I/O
57	SDI, I/O		179	TMS, I/O
59	VCC		180	GND
60	GND		181	VCC
61	GND		182	GND
71	VCC		192	VCC
85	VCC		206	VCC
88	VCC		209	VCC
89	VCC		210	VCC
90	VCC		219	VCC
91	GND		227	VCC
92	TCK, I/O		237	GND
94	GND		238	MODE (GND)
108	VCC		239	VCC
118	VCC		240	GND

### 240-Pin RQFP Package



Package Pin Assignments (continued) 176-Pin TQFP Package (Top View)




- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Action probe usage; otherwise it can be terminated directly to GND.

## 176-pin TQFP Package

Pin Number	A1240XL Function	A3265DX Function	A1280XL Function	A32140DX Function	Γ	Pin Number	A1240XL Function	A3265DX Function	A1280XL Function	A32140DX Function
1	GND	GND	GND	GND	Γ	97	NC	I/O	I/O	I/O
2	MODE	MODE	MODE	MODE		101	NC	NC	NC	I/O
8	NC	NC	NC	I/O		103	NC	I/O	I/O	I/O
10	NC	NC	I/O	I/O		106	GND	GND	GND	GND
11	NC	NC	I/O	I/O		107	NC	I/O	I/O	I/O
13	NC	VCC	VCC	VCC		108	NC	I/O	I/O	TCK, I/O
18	GND	GND	GND	GND		109	GND	GND	GND	GND
19	NC	I/O	I/O	I/O		110	VCC	VCC	VCC	VCC
20	NC	I/O	I/O	I/O		111	GND	GND	GND	GND
22	NC	I/O	I/O	I/O		112	VCC	VCC	VCC	VCC
23	GND	GND	GND	GND		113	VCC	VCC	VCC	VCC
24	NC	VCC	VCC	VCC		114	NC	I/O	I/O	I/O
25	VCC	VCC	VCC	VCC		115	NC	I/O	I/O	I/O
26	NC	I/O	I/O	I/O		116	NC	VCC	VCC	VCC
27	NC	I/O	I/O	I/O		117	I/O	NC	I/O	I/O
28	VCC	VCC	VCC	VCC		121	NC	NC	NC	
29	NC	NC	1/0	I/O		124	NC	NC	1/0	1/O
33	NC	NC	NC	1/O		125	NC	NC	I/O	1/O
37	NC	NC	1/0	1/O		126	NC	NC	NC	1/O
38	NC	NC	NC	1/O		133	GND	GND	GND	GND
45	GND	GND	GND	GND		135	SDI,I/O	SDI,I/O	SDI,I/O	SDI,I/O
45 46	I/O	l/O	I/O	TMS, I/O		135	NC	NC	3D1,1/O 1/O	3D1,1/O 1/O
46 47	1/O	1/O 1/O	1/O 1/O	TDI, I/O		136	I/O	I/O	1/O 1/O	1/O 1/O (WD)
				•						· · ·
48	1/0	NC	I/O			138	I/O		I/O	I/O (WD)
49	I/O	I/O	I/O	I/O (WD)		139	I/O	I/O (WD)	1/O	I/O
50	I/O	I/O	I/O	I/O (WD)		140	NC	VCC	VCC	VCC
52	NC	VCC	VCC	VCC		141	I/O	I/O (WD)	I/O	I/O
54	NC	I/O (WD)	I/O	I/O		143	NC	I/O	I/O	1/0
55	NC	I/O (WD)	I/O	I/O (WD)		144	NC	I/O (WD)	I/O	I/O (WD)
56	I/O	I/O	I/O	I/O (WD)		145	NC	NC	NC	I/O (WD)
57	NC	NC	NC	I/O		146	I/O	I/O (WD)	1/0	I/O
59	I/O	I/O (WD)	I/O	I/O (WD)		147	NC	I/O	I/O	I/O
60	I/O	I/O (WD)	I/O	I/O (WD)		149	I/O	I/O (WD)	I/O	I/O
61	NC	I/O	I/O	I/O		150	I/O	I/O (WD)	I/O	I/O (WD)
64	NC	I/O	I/O	I/O		151	NC	I/O	I/O	I/O (WD)
66	NC	I/O	I/O	I/O		152	PRA,I/O	PRA,I/O	PRA,I/O	PRA,I/O
67	GND	GND	GND	GND		154	CLKA,I/O	CLKA,I/O	CLKA,I/O	CLKA,I/O
68	VCC	VCC	VCC	VCC		155	VCC	VCC	VCC	VCC
69	I/O	I/O (WD)	I/O	I/O (WD)		156	GND	GND	GND	GND
70	I/O	I/O (WD)	I/O	I/O (WD)		158	CLKB,I/O	CLKB,I/O	CLKB,I/O	CLKB,I/O
73	I/O	I/O (WD)	I/O	I/O		160	PRB,I/O	PRB,I/O	PRB,I/O	PRB,I/O
74	NC	NC	I/O	I/O		161	NC	I/O	I/O	I/O (WD)
75	I/O	I/O (WD)	I/O	I/O		162	I/O	I/O (WD)	I/O	I/O (WD)
77	NC	NC	NC	I/O (WD)		163	I/O	I/O (WD)	I/O	I/O
78	NC	NC	I/O	1/0 (WD)		165	NC	NC	NC	I/O (WD)
80	NC	I/O (WD)	I/O	1/0		166	NC	I/O	I/O	I/O (WD)
81	I/O	1/0 (WD)	I/O	I/O		168	NC	I/O	I/O	1/0
82	NC	VCC	VCC	VCC		169	I/O	I/O (WD)	I/O	I/O
84	I/O	I/O	I/O	I/O (WD)		170	NC	VCC	VCC	VCC
85	I/O	1/O	I/O	I/O (WD)		170	I/O	I/O (WD)	1/0	I/O (WD)
86	NC	NC	I/O	1/O		172	1/O	1/O	1/O	I/O (WD)
87	I/O	1/0	1/O	1/O TDO, I/O		172	NC	NC	1/O	1/O (110) 1/O
89	GND	GND	GND	GND		175	DCLK,I/O	DCLK,I/O	DCLK,I/O	DCLK,I/O
09	NC	NC	and	and	L	175	DOLN,I/O	DOLN,I/O	DOLN,I/O	



Package Pin Assignments (continued) 176-Pin TQFP Package (Top View)




- 1. I/O (WD) : Denotes I/O pin with an associated Wide Decode Module
- 2. Wide Decode I/O (WD) can also be general purpose user I/O
- 3. NC : Denotes No Connection
- 4. All unlisted pin numbers are user I/O's
- 5. MODE should be terminated to GND through a 10K resistor to enable Action probe usage; otherwise it can be terminated directly to GND.

# 176-pin TQFP Package

Pin Number	A32100DX Function	Pin Number	A32100DX Function
2	MODE (GND)	108	TCK, I/O
13	VCC	109	VKS (GND)
18	GND	110	VPP (VCC)
23	GND	111	GND
24	VCC	112	VCC
25	VSV (VCC)	113	VSV (VCC)
28	VCC	116	VCC
45	GND	133	GND
46	TMS, I/O	135	SDI, I/O
47	TDI, I/O	137	I/O (WD)
50	I/O (WD)	138	I/O (WD)
51	I/O (WD)	140	VCC
52	VCC	142	I/O (WD)
57	QCLKA, I/O	143	I/O (WD)
59	I/O (WD)	146	QCLKD, I/O
60	I/O (WD)	150	I/O (WD)
67	GND	151	I/O (WD)
68	VCC	152	PRA, I/O
72	I/O (WD)	154	CLKA, I/O
73	I/O (WD)	155	VCC
76	QCLKB, I/O	158	CLKB, I/O
78	I/O (WD)	160	PRB, I/O
79	I/O (WD)	161	I/O (WD)
82	VCC	162	I/O (WD)
84	I/O (WD)	164	QLCKC, I/O
85	I/O (WD)	170	VCC
87	SDO, I/O	171	I/O (WD)
89	GND	172	I/O (WD)
106	GND	175	DCLK, I/O



# Package Pin Assignments (continued) 100-Pin CPGA (Top View)



Orientation Pin

Signal	Pad Number	Location
PRA or I/O	85	A7
PRB or I/O	92	A4
MODE	2	C2
SDI or I/O	77	C8
DCLK or I/O	100	С3
CLKA or I/O	87	C6
CLKB or I/O	90	D6
GND	7, 20, 32, 44, 55, 70, 82, 94	E3, G3, J5, J7, G9, F11, D10, C7, C5
V <sub>CC</sub>	15, 38, 64, 88	F3, G1, K6, F9, F10, E11, B6


### Notes:

1. Unused I/O pins are designated as outputs by ALS and are driven low.

2. All unassigned pins are available for use as I/Os.

3. MODE = GND, except during device programming or debugging.

Package Pin Assignments (continued) 132-Pin CPGA (Top View)



Orientation Pin

Signal	Pad Number	Location
PRA or I/O	113	B8
PRB or I/O	121	C6
MODE	2	A1
SDI or I/O	101	B12
DCLK or I/O	132	C3
CLKA or I/O	115	B7
CLKB or I/O	119	B6
GND	9, 10, 26, 27, 41, 58, 59, 73, 74, 92, 93, 107, 108, 125, 126	E3, F4, J2, J3, L5, L9, M9, K12, J11, H13, E12, E11, C9, B9, B5, C5
V <sub>CC</sub>	18, 19, 49, 50, 83, 84, 116, 117	G3, G2, G4, L7, K7, G10, G11, G12, G13, D7, C7

### Notes:


1. Unused I/O pins are designated as outputs by ALS and are driven low.

2. All unassigned pins are available for use as I/Os.

3. MODE = GND, except during device programming or debugging.



# Package Pin Assignments (continued) 176-Pin CPGA (Top View)



Signal	Pad Number	Location
PRA or I/O	152	C9
PRB or I/O	160	D7
MODE	2	C3
SDI or I/O	135	B14
DCLK or I/O	175	B3
CLKA or I/O	154	A9
CLKB or I/O	158	B8
GND	1, 8, 18, 23, 33, 38, 45, 57, 67, 77, 89 101, 106, 111, 121, 126, 133, 145, 156, 165	D4, E4, G4, H4, K4, L4, M4, M6, M8, M10, M12 K12, J12, J13, H12, F12, E12, D12, D10, C8, D6
V <sub>CC</sub>	13, 24, 28, 52, 68, 82, 112, 116, 140, 155, 170	F4, H2, H3, J4, M5, N8, M11, J14, H13, H14, G12, D11, D8, D5


### Notes:

1. Unused I/O pins are designated as outputs by ALS and are driven low.

2. All unassigned pins are available for use as I/Os.

3. MODE = GND, except during device programming or debugging.

Package Pin Assignments (continued) 84-Pin CQFP




- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE = GND, except during device programming or debugging.



# 84-pin CQFP Package

	-			
Pin Number	A32100DX Function		Pin Number	A32100DX Function
1	GND		51	TCK, I/O
2	MODE (GND)		52	VKS (GND)
7	VCC		53	VPP (VCC)
10	GND		55	VSV (VCC)
11	VCC		56	VCC
12	VSV (VCC)		59	GND
17	GND		63	GND
22	GND		64	SDI
23	TMS, I/O		65	I/O (WD)
24	TDI, I/O		66	I/O (WD)
25	I/O (WD)		67	I/O (WD)
26	I/O (WD)		68	I/O (WD)
28	QCLKA, I/O		69	QCLKD, I/O
30	I/O (WD)		70	I/O (WD)
32	GND		71	I/O (WD)
33	VCC		72	PRA, I/O
34	I/O (WD)		73	CLKA, I/O
35	I/O (WD)		74	VCC
36	QCLKB, I/O		76	CLKB, I/O
37	I/O (WD)		77	PRB, I/O
38	GND		78	I/O (WD)
39	I/O (WD)		79	I/O (WD)
40	I/O (WD)		80	QCLKC, I/O
41	I/O (WD)		81	GND
42	SDO, I/O		82	I/O (WD)
43	GND		83	I/O (WD)
50	GND		84	DCLK, I/O
		_		

Package Pin Assignments (continued) 172-Pin CQFP




Signal	Pad Number
CLKA or I/O	150
CLKB or I/O	154
DCLK or I/O	171
GND	7, 17, 22, 32, 37, 55, 65, 75, 98, 103, 106, 118, 123, 141, 152, 161
MODE	1
PRA or I/O	148
PRB or I/O	156
SDI or I/O	131
V <sub>CC</sub>	12, 23, 24, 27, 66, 80, 107, 109, 110, 113, 136, 151, 166

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE = GND, except during device programming or debugging.



# Package Mechancial Drawings 176-Pin CPGA (Ceramic Pin Grid Array)




#### Notes:

1. All dimensions are in inches unless otherwise stated.



Ceramic Quad Flatpack (CQFP)






## Cermamic Quad Flatpack (CQFP)

JEDEC	CQ172 MO-113		
Symbol	Min	Мах	
A	0.086	0.140	
A1	0.078	0.125	
b	0.007	0.010	
с	0.004	0.008	
D1/E1	1.165	1.195	
D2/E2	1.0	050 BSC	
е	.0	25 BSC	
F	0.175	0.225	
н	1.1	50 BSC	
L1	2.485	2.505	

Note:

1. All dimensions are in inches except CQ256, which is in millimeters.

Package Mechancial Drawings (continued) Plastic Leaded Chip Carrier (PLCC)






## Plastic Leaded Chip Carrier Packages (PLCC)


Jedec Equiv	PLCC 84 MS007 AE VAR		
Dimension	Min	Мах	
A	0.155	0.175	
A1	0.090	0.130	
В	0.013	0.027	
B2	0.026	0.032	
С	0.005	0.011	
D/E	1.170	1.210	
D1/E1	1.140	1.160	
D2/E2	1.090	1.130	
D3/E3	1.00 nominal		
e1	0.050 BSC		

Notes:

1. All dimensions are in inches.





Package Mechancial Drawings (continued) Plastic Quad Flatpack (PQFP, RQFP, TQFP, VQFP)





## Plastic Quad Flatpack Rectangular Package (PQ100)





Jedec Equiv	PQFP 100 quiv MO-108		PQFP 144 MO-108		1200XL, 3200DX PQFP 160 MO-112		PQFP 208 MO-143	
Dimension	Min	Max	Min	Max	Min	Max	Min	Max
A		3.40		4.07		4.07		4.10
A1	0.25		0.25		0.25		0.25	
A2	2.55	3.05	3.20	3.60	3.17	3.67	3.20	3.60
b	0.22	0.38	0.22	0.38	0.22	0.38	0.17	0.27
с	0.13	0.23	0.13	0.23	0.13	0.23	0.09	0.20
D	23.20 BSC		31.20 BSC		31.90 BSC		30.60 BSC	
D1	20.00 BSC		28.00 BSC		28.00 BSC		28.00 BSC	
E	17.20 BSC		31.20 BSC		31.90 BSC		30.60 BSC	
E1	14.00 BSC		28.00 BSC		28.00 BSC		28.00 BSC	
е	0.65 BSC		0.65 BSC		0.65 BSC		0.50 BSC	
L	0.73	1.03	0.73	1.03	0.65	0.95	0.50	0.75
ccc		0.10		0.08		0.10		0.08
Theta	0	7 deg	0	7 deg	0	7 deg	0	7 deg

### Plastic Quad Flat Packages (PQFP)

Notes:

1. All dimensions are in millimeters.

2. BSC—Basic Spacing between Centers.

### Plastic Quad Flat Packages (RQFP)

Jedec Equiv		P 208 -143	RQFP 240 MO-143		
Dimension	Min	Max	Min	Max	
A		4.10		4.10	
A1	0.25		0.25		
A2	3.20	3.60	3.20	3.60	
b	0.17	0.27	0.17	0.27	
с	0.09	0.20	0.09	0.20	
D/E	30.60 BSC		34.60 BSC		
D1/E1	28.00 BSC		32.00 BSC		
е	0.50	BSC	0.50 BSC		
L	0.50	0.75	0.50	0.75	
ccc		0.08		0.08	
Theta	0	7 deg	0	7 deg	

#### Notes:

1. All dimensions are in millimeters.

# Thin Quad Flatpacks (TQFP and VQFP)

Jedec Equiv		P 176 -136	VQFP 100 MO-136		
Dimension	Min	Мах	Min	Max	
A		1.60		1.20	
A1	0.05	0.15	0.05	0.15	
A2	1.35	1.45	0.95	1.05	
b	0.17	0.27	0.17	0.27	
с	0.09	0.20	0.09	0.20	
D/E	26.00	BSC	16.00 BSC		
D1/E1	24.00 BSC		14.00 BSC		
е	0.50	BSC	0.50 BSC		
L	0.45	0.75	0.45	0.75	
ccc		0.08		0.08	
Theta	0	7 deg	0	7 deg	

#### Notes:

1. All dimensions are in millimeters.