PHILIPS 74LVT162245B transceiver datasheet

http://www.manuallib.com/philips/74lvt162245b-transceiver-datasheet.html

The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches featuring separate D-type inputs with bus hold (74LVCH16373A only) for each latch and 3-state outputs for bus-oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

ManualLib.com collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products.

http://www.manuallib.com

INTEGRATED CIRCUITS

DATA SHEET

74LVT162245B 3.3V LVT 16-bit transceiver with 30Ω termination resistors (3-State)

Product specification Supersedes data of 1995 Aug 22 IC23 Data Handbook 1998 Feb 19

Philips Semiconductors





3.3V 16-bit transceiver with 30 Ω termination resistors (3-State)

74LVT162245B

FEATURES

- 16-bit bidirectional bus interface
- 3-State buffers
- Output capability: +12mA/-12mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- \bullet Outputs include series resistance of 30Ω making external termination resistors unnecessary
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Same part as 74LVT16245B-1

DESCRIPTION

The 74LVT162245B is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an Output Enable ($\overline{\text{NOE}}$) input for easy cascading and a Direction (DIR) input for direction control.

The 74LVT162245B is designed with 30Ω series resistance in both the High and Low states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74LVT162245B is the same as the 74LVT16245B-1. The part number has been changed to reflect industry standards.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50pF;$ $V_{CC} = 3.3V$	2.5	ns
C _{IN}	Input capacitance DIR, OE	$V_{I} = 0V \text{ or } 3.0V$	3	pF
C _{I/O}	I/O pin capacitance	$V_{I/O} = 0V \text{ or } 3.0V$	9	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	70	μΑ


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT162245B DL	VT162245B DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT162245B DGG	VT162245B DGG	SOT362-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 24	nDIR	Direction control input
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	nA0 – nA7	Data inputs/outputs (A side)
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	nB0 – nB7	Data inputs/outputs (B side)
25, 48	nŌĒ	Output enable input (active-Low)
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive supply voltage


LOGIC SYMBOL




3.3V 16-bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B


PIN CONFIGURATION



SCHEMATIC OF EACH OUTPUT



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INP	JTS	INPUTS/OUTPUTS		
nOE	nDIR	nAx	nBx	
L	L	nAx = nBx	Inputs	
L	Н	Inputs	nBx = nAx	
Н	Х	Z	Z	

H = High voltage level

L = Low voltage level

X = Don't care Z = High Impedance "off" state

1998 Feb 19 3

3.3V 16-bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current V _I < 0		-50	mA
VI	DC input voltage ³		−0.5 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	−0.5 to +7.0	V
	DC output ourrent	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	2.7	3.6	V
V _I	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		-12	mA
I _{OL}	Low-level output current		12	mA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

1998 Feb 19

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V 16-bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B

DC ELECTRICAL CHARACTERISTICS

			<u> </u>	LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Temp = -40° C to $+85^{\circ}$ C			UNIT
				MIN	TYP ¹	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			0.8	-1.2	V
V _{OH}	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -12mA$		2.0	2.5		V
V _{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 12mA			0.3	0.8	V
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Operators I miles		0.1	±1	
	land the deep new comment	V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		0.1	10	1
I _I	Input leakage current	V _{CC} = 3.6V; V _I = V _{CC}	1/0 5-1		0.5	10	μΑ
	$V_{CC} = 3.6V; V_{I} = 0$ 1/O Date		I/O Data pins ⁴		0.1	-5	
I _{OFF}	Output off current	$V_{CC} = 0V$; V_I or $V_O = 0$ to 4.5V			0.1	±100	μΑ
		V _{CC} = 3V; V _I = 0.8V		75	130		
I_{HOLD}	Bus Hold current A or B outputs ⁶	V _{CC} = 3V; V _I = 2.0V		-75	-130		μΑ
	'	V _{CC} = 0V to 3.6V; V _{CC} = 3.6V		±500			
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_{O} = 5.5V; V_{CC} = 3.0V$	V _O = 5.5V; V _{CC} = 3.0V		75	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} ; $OE/OE = Don't$ care			40	±100	μА
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC} , $I_O = 0$			0.07	0.12	
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or V_{CC} , $I_O = 0$			4.2	6	mA
I _{CCZ}]	V_{CC} = 3.6V; Outputs Disabled; V_{I} = GND or V_{CC} , I_{O} = 0^{5}			0.07	0.12	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	V,		0.1	0.2	mA

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
- 4. Unused pins at V_{CC} or GND.
- 5. I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
- 6. This is the bus hold overdrive current required to force the input to the opposite logic state.

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$; $T_{amb} = -40 ^{\circ} \text{C}$ to $+85 ^{\circ} \text{C}$.

		LIMITS					
SYMBOL	PARAMETER	WAVEFORM	V _C	$_{\text{C}}$ = 3.3V ± 0 .	3V	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MAX	MAX	
t _{PLH} t _{PHL}	Propagation delay nAx to bBx or bBx to nAx	1	1.0 1.0	2.5 2.2	3.5 3.5	3.9 3.9	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	2	1.5 1.5	3.5 3.2	5.3 4.4	6.4 5.0	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low Level	2	1.5 1.5	3.5 4.3	4.8 6.7	5.1 5.9	ns

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


1998 Feb 19 5

3.3V 16-bit transceiver with 30Ω termination resistors (3-State)


74LVT162245B

AC WAVEFORMS

 $V_{M} = 1.5V$, $V_{IN} = GND$ to 2.7V




Waveform 1. Input to Output Propagation Delays



Waveform 2. 3-State Output Enable and Disable Times

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t _{PHZ} /t _{PZH}	GND
t _{PLZ} /t _{PZL}	6V
t _{PLH} /t _{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
FAMILI	Amplitude	Rep. Rate	t _W	t _R	t _F
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns

Input Pulse Definition


SW00003

3.3V LVT 16-bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1




Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT370-1		MO-118AA				93-11-02 95-02-04

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



 $3.3V\ LVT\ 16$ -bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B

NOTES

3.3V LVT 16-bit transceiver with 30Ω termination resistors (3-State)

74LVT162245B

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03553

Let's make things better.

Philips Semiconductors



