# PHILIPS 74F257A multiplexer datasheet

http://www.manuallib.com/philips/74f257a-multiplexer-datasheet.html

The 74F257A has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources uncer control of a common Select (S) input. The I0a inputs are selected when the common Select input is Low and the I1n inputs are selected when the common Select input is High. Data appears at the outputs in true non-inverted form from the selected inputs. The 74F257A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the common Slect input. Outputs are forced to a high impedance "off" state when the Output Enable (OE) is High. All but one device must be in high impedance state to avoid currents that would exceed the maximum rating if the outputs were tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3-state devices were tied together.

ManualLib.com collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products.

http://www.manuallib.com

### INTEGRATED CIRCUITS

# DATA SHEET

# 74F257A

Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

Product specification

1995 Mar 31

IC15 Data Handbook

# **Philips Semiconductors**



**PHILIPS** 

# Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A


#### **FEATURES**

- Industrial range available (-40°C to +85°C)
- Multifunction capability
- Non-inverting data path
- 3-State outputs
- See 74F258A for inverting version

#### **DESCRIPTION**

The 74F257A has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources uncer control of a common Select (S) input. The I0a inputs are selected when the common Select input is Low and the I1n inputs are selected when the common Select input is High. Data appears at the outputs in true non-inverted form from the selected inputs. The 74F257A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the common Slect input. Outputs are forced to a high impedance "off" state when the Output Enable  $(\overline{\rm OE})$  is High. All but one device must be in high impedance state to avoid currents that would exceed the maximum rating if the outputs were tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3-state devices were tied together.

#### **PIN CONFIGURATION**



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F257A	4.3ns	12mA

#### ORDERING INFORMATION

	ORDEF	DRAWING	
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to +70°C	INDUSTRIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = -40°C to +85°C	NUMBER
16-pin plastic DIP	N74F257AN	I74F257AN	SOT38-4
16-pin plastic SO	N74F257AD	174F257AD	SOT109-1


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I0n, I1n	Data inputs	1.0/1.0	20μA/0.6mA
S	Common Select input	1.0/1.0	20μA/0.6mA
OE Output Enable input (active Low)		1.0/1.0	20μA/0.6mA
Ya – Yd	Data outputs	150/33	3.0mA/20mA


#### NOTE:

One (1.0) FAST unit load is defined as:  $20\mu A$  in the High state and 0.6mA in the Low state.

#### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)




1995 Mar 31 2 853–0360 15059

## Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

	INP	OUTPUT		
ŌĒ	S	10	<b>I</b> 1	Y
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н


High voltage level

Low voltage level

L X Z Don't care =

High impedance "off" state

#### **APPLICATION**



1995 Mar 31 3

# Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage		−0.5 to +7.0	V
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current		−30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state		−0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state		48	mA
_		Commercial range	0 to +70	°C
T <sub>amb</sub>	Operating free-air temperature range	-40 to +85	°C	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	DADAMETER		UNIT			
SYMBOL	PARAMETER	PARAMETER				
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V	
V <sub>IL</sub>	Low-level input voltage			0.8	V	
I <sub>IK</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current				-3	mA
I <sub>OL</sub>	Low-level output current			24	mA	
_	Operating free air temperature range	Commercial range	0		+70	°C
T <sub>amb</sub>	Operating free-air temperature range	-40		+85	°C	

1995 Mar 31 4

## Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDOL	DADAMETED		TEST COMPLTIO	NC1	LIMITS			UNIT
SYMBOL	PARAMETER	PARAMETER		TEST CONDITIONS <sup>1</sup>			MAX	
V	Lligh lovel output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	±10%V <sub>CC</sub>	2.4			V
V <sub>OH</sub>	High-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.3		V
.,			$V_{CC} = MIN, V_{II} = MAX,$	±10%V <sub>CC</sub>		0.35	0.50	V
$V_{OL}$	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$	•		-0.73	-1.2	V
II	Input current at maximum i	nput voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				100	μΑ
I <sub>IH</sub>	High-level input current	High-level input current		$V_{CC} = MAX, V_I = 2.7V$			20	μΑ
I <sub>IL</sub>	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
I <sub>OZH</sub>	Off state output current, High-level voltage applied		$V_{CC} = MAX, V_O = 2.7V$				50	μΑ
I <sub>OZL</sub>	Off state output current, Low-level voltage applied		$V_{CC} = MAX, V_O = 0.5V$				-50	μΑ
Ios	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		-60		-150	mA
		Іссн				9.0	15.0	mA
$I_{CC}$	Supply current <sup>4</sup> (total)	I <sub>CCL</sub>	V <sub>CC</sub> = MAX			14.5	22.0	mA
		I <sub>CCZ</sub>	]		15.0	23.0	mA	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
   Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

  4. Measure I<sub>CC</sub> with all outputs open and inputs grounded.

#### **AC ELECTRICAL CHARACTERISTICS**

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_{L} = 50\text{pF}$ $R_{L} = 500\Omega$		$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay In to Yn	Waveform 1	3.0 2.0	4.5 3.5	6.0 5.0	3.0 2.0	7.0 6.0	3.0 2.0	7.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S to Yn	Waveform 1	5.0 4.0	7.5 5.5	9.5 7.0	5.0 4.0	10.5 8.0	5.0 4.0	10.5 8.5	ns
t <sub>PZH</sub>	Output Enable time to High or Low level	Waveform 2 Waveform 3	4.5 4.5	6.5 6.0	7.5 7.5	4.5 4.5	8.5 8.5	4.5 4.5	8.5 8.5	ns
t <sub>PHZ</sub>	Output Disable time from High or Low level	Waveform 2 Waveform 3	2.0 2.0	4.0 3.5	5.5 5.5	2.0 2.0	6.0 6.0	2.0 2.0	6.0 6.0	ns


1995 Mar 31 5

# Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)


74F257A

#### **AC WAVEFORMS**


For all waveforms,  $V_M = 1.5V$ .



Waveform 1. Propagation Delay, Data and Select to Output




Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

#### **TEST CIRCUIT AND WAVEFORMS**



#### **DEFINITIONS:**

 $R_L$  = Load resistor;

see AC electrical characteristics for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T = \mbox{Termination resistance should be equal to $Z_{OUT}$ of pulse generators.}$ 

family	INP	REMEN	TS			
family	amplitude	$V_{\text{M}}$	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00777

1995 Mar 31 6


### Quad 2-line 1-line selector/multiplexer, non-inverting (3-State)

74F257A

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4

0.030



inches

0.17

0.020

0.13

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.051

0.033

0.009

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4						<del>92-11-17</del> 95-01-14

0.10

0.30

7 1995 Mar 31


# Quad 2-line 1-line selector/multiplexer, non-inverting (3-State)

74F257A

0.028

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

inches

0.069

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.01

0.019

0.014

0.057

0.049

OUTLINE		REFERENCES			EUROPEAN ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT109-1	076E07S	MS-012AC				<del>95-01-23</del> 97-05-22	

0.050

0.244

0.041

0.039

0.028

0.01

0.01

0.004

1995 Mar 31 8

0.0100

0.0075

0.39

0.16

Quad 2-line 1-line selector/multiplexer, non-inverting (3-State)

74F257A

**NOTES** 

1995 Mar 31 9

Quad 2-line 1-line selector/multiplexer, non-inverting (3-State)

74F257A

	DEFINITIONS								
Data Sheet Identification	Product Status	Definition							
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.							
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.							
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.							

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996
All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number: 9397-750-05107