## Half Amp Full Bridge Power Driver for Small 3V, 5V and 12V DC Motors

In the Functional Block Diagram of the HIP4020, the four switches and a load are arranged in an H-Configuration so that the drive voltage from terminals OUTA and OUTB can be cross-switched to change the direction of current flow in the load. This is commonly known as 4-quadrant load control. As shown in the Block Diagram, switches Q1 and Q4 are conducting or in an ON state when current flows from $V_{D D}$ through Q1 to the load, and then through Q4 to terminal $\mathrm{V}_{\text {SSB }}$; where load terminal OUTA is at a positive potential with respect to OUTB. Switches Q1 and Q4 are operated synchronously by the control logic. The control logic switches Q3 and Q2 to an open or OFF state when Q1 and Q4 are switched ON. To reverse the current flow in the load, the switch states are reversed where Q1 and Q4 are OFF while Q2 and Q3 are ON. Consequently, current then flows from $V_{D D}$ through Q3, through the load, and through Q2 to terminal $\mathrm{V}_{\text {SSA }}$, and load terminal OUTB is then at a positive potential with respect to OUTA.

Terminals ENA and ENB are ENABLE Inputs for the Logic A and B Input Controls. The ILF output is an Overcurrent I imit Fault Flag Outpulatio ind ciltes a futs ond it on for ither Output A or B or Botm. 个he NE an Ws are the Poworla Supply reference terminals for the $A$ and $B$ Control Logic Inputs and ILF Output. While the $\mathrm{V}_{\mathrm{DD}}$ positive power supply terminal is internally connected to each bridge driver, the $V_{\text {SSA }}$ and $V_{\text {SSB }}$ Power Supply terminals are separate and independent from $V_{S S}$ and may be more negative than the $\mathrm{V}_{\text {SS }}$ ground reference terminal. The use of level shifters in the gate drive circuitry to the NMOS (low-side) output stages allows controlled level shifting of the output drive relative to ground.

## Features

- Two Independent Controlled Complementary MOS Power Output Half H-Drivers (Full-Bridge) for Nominal 3V to 12V Power Supply Operation
- Split $\pm$ Voltage Power Supply Option for Output Drivers
- Load Switching Capabilities to 0.5A
- Single Supply Range +2.5 V to +15 V
- Low Standby Current
- CMOS/TTL Compatible Input Logic
- Over-Temperature Shutdown Protection
- Overcurrent Limit Protection
- Overcurrent Fault Flag Output
- Direction, Braking and PWM Control
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Applications

- DC Motor Driver
- Relay and Solenoid Drivers

- Speedometer Displays
- Tachometer Displays
- Remote Power Switch
- Battery Operated Switch Circuits
- Logic and Microcontroller Operated Switch


## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | TEMP. <br> RANGE $\left({ }^{\circ}\right.$ C) | PACKAGE | PKG. <br> DWG. \# |
| :--- | :---: | :---: | :--- | :--- |
| HIP4020IB | HIP4020IB | -40 to 85 | 20 Ld SOIC | M20.3 |
| HIP4020IBZ <br> (Note) | HIP4020IBZ | -40 to 85 | 20 Ld SOIC <br> (Pb-free) | M20.3 |
| HIP4020IBZT <br> (Note) | HIP4020IBZ | -40 to 85 | 20 Ld SOIC <br> Tape and Reel <br> (Pb-free) | M20.3 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb-free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

Pinout

| HIP4020 (SOIC) TOP VIEW |  |
| :---: | :---: |
|  |  |
| NC 1 | 20 Nc |
| ILF 2 | 19 VDD |
| B2 3 | 18 NC |
| ENB 4 | 17 оитв |
| $\overline{\text { B1 }} 5$ | $16 \mathrm{v}_{\text {SSB }}$ |
| $\mathrm{v}_{\mathrm{SS}} \square_{6}$ | $15 \mathrm{~V}_{\text {SSA }}$ |
| ENA 7 | 14 OUTA |
| A1 8 | 13 NC |
| A2 9 | $12 \mathrm{~V} D$ |
| NC 10 | 11 NC |

## Block Diagram


umw. BDTI C. com/I nt er si I

## Absolute Maximum Ratings

Supply Voltage; $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{SSA}}$ or $\mathrm{V}_{S S B} \ldots \ldots . \ldots \ldots . . .+15 \mathrm{~V}$ Neg. Output Supply Voltage, (VSSA $\mathrm{V}_{\text {SSB }}$ ) . . . . . . . . . . . (Note 1) DC Logic Input Voltage (Each Input) . . (V $\left.\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}\right)$ DC Logic Input Current (Each Input) . . . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~mA}$ ILF Fault Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~mA}$ Output Load Current, (Self Limiting, See Elec. Spec.). . . . $\mathrm{I}_{\mathrm{O}(\text { LIMIT })}$

## Thermal Information

| Thermal Resistance (Typical, Note 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| Plastic SOIC Package | 105 |
| Maximum Storage Temperature Range . | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

Operating Conditions $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Typical Operating Supply Voltage Range, $\mathrm{V}_{\mathrm{DD}} \ldots \ldots . .+3$ to +12 V
Low Voltage Logic Retention, Min. VDD . . . . . . . . . . . . . . . . . . . +2 V
Idle Supply Current; No Load, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$. . . . . . . . . . . . . . . . 0.8 mA
Typical P+N Channel $r_{\mathrm{DS}}(\mathrm{ON}), \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, 0.5 \mathrm{~A}$ Load . . . . . . . . $2 \Omega$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $V_{S S}$ is the required common ground reference for the logic input switching. The load currents may be switched positive and negative in reference to the $\mathrm{V}_{\mathrm{SS}}$ common ground by using a split supply for $\mathrm{V}_{\mathrm{DD}}$ (positive) to $\mathrm{V}_{\text {SSA }}$ and $\mathrm{V}_{\text {SSB }}$ (negative). For an uneven split in the supply voltage, the Maximum Negative Output Supply Voltage for $V_{S S A}$ and $V_{S S B}$ is limited by the Maximum $V_{D D}$ to $V_{S S A}$ or $V_{S S B}$ ratings. Since the $V_{D D}$ pins are internally tied together, the voltage on each $V_{D D}$ pins must be equal and common.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
3. Refer to the Truth Table and the $\mathrm{V}_{\text {EN }}$ to $\mathrm{V}_{\text {OUT }}$ Switching Waveforms. Current, IO refers to IOUTA or IOUTB as the Output Load current. Note that ENA controls OUTA and ENB controls OUTB. Each Half H-Switch has independent control from the respective A1, A2, ENA or $\overline{\mathrm{B} 1, ~ B 2, ~ E N B ~}$ inputs. Refer to the Terminal Information Table for external pin connections to establish mode control switching. Figure 1 shows a typical application circuit used to control a DC Motor.

## Electrical Specifications $\quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSA}}=\mathrm{V}_{\mathrm{SSB}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Culreht A |  | $V_{D D}=+ \text { N } \cap \cap$ |  |  | 25 | nA |
| Low Level Input Voitage | $V_{\text {IL }}$ | - - - - | VSS |  | 0.8 | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 | - | $V_{\text {DD }}$ | V |
| ILF Output Low, Sink Current | $\mathrm{IOH}^{\prime}$ | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V}$ | 15 | - | - | mA |
| ILF Output High, Source Current | $\mathrm{l}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {OUT }}=11.6 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=+12 \mathrm{~V}$ | - | - | -15 | mA |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | - | 2 | - | pF |
| P-Channel rDS(ON), Low Supply Voltage | ros(ON) | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, $\mathrm{I}_{\text {SOURCE }}=250 \mathrm{~mA}$ | - | 1.6 | 2.1 | $\Omega$ |
| N-Channel rDS(ON), Low Supply Voltage | rDS(ON) | $V_{D D}=+3 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=250 \mathrm{~mA}$ | - | 1 | 1.5 | $\Omega$ |
| P-Channel rDS(ON), High Supply Voltage | rDS(ON) | $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}$, $\mathrm{I}_{\text {SOURCE }}=400 \mathrm{~mA}$ | - | 0.6 | 1.2 | $\Omega$ |
| N-Channel r ${ }^{\text {DS(ON }}$, High Supply Voltage | ros(ON) | $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=400 \mathrm{~mA}$ | - | 0.5 | 1.1 | $\Omega$ |
| OUTA, OUTB Source Current Limiting | IO(LIMIT) | $V_{D D}=+6 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{S S A}=\mathrm{V}_{S S B}=-6 \mathrm{~V}$ | 480 | 625 | 1500 | mA |
| OUTA, OUTB Sink Current Limiting | ${ }^{-1}$ O(LIMIT) | $V_{D D}=+6 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{S S A}=\mathrm{V}_{\text {SSB }}=-6 \mathrm{~V}$ | 480 | 800 | 1500 | mA |
| Idle Supply Current; No Load | IDD |  | - | 0.8 | 1.5 | mA |
| OUTA, OUTB Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | $I_{\text {SOURCE }}=450 \mathrm{~mA}$ | 4.2 | 4.5 | - | V |
| OUTA, OUTB Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {SINK }}=450 \mathrm{~mA}$ | - | 0.4 | 0.6 | V |
| OUTA, OUTB Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, $\mathrm{I}_{\text {SOURCE }}=250 \mathrm{~mA}$ | 2.415 | 2.6 | - | V |
| OUTA, OUTB Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=250 \mathrm{~mA}$ | - | 0.25 | 0.375 | V |
| OUTA, OUTB Source Current Limiting | Io(LIMIT) | $V_{D D}=+12 \mathrm{~V}$ | 480 | 625 | 1500 | mA |
| OUTA, OUTB Sink Current Limiting | ${ }^{-1}$ (LIMIT) | $V_{D D}=+12 \mathrm{~V}$ | 480 | 800 | 1500 | mA |
| OUTA, OUTB Source Current Limiting | lo(LIMIT) | $V_{D D}=+3 V$ | 480 | 625 | 1500 | mA |
| OUTA, OUTB Sink Current Limiting | ${ }^{-1}$ O(LIMIT) | $V_{D D}=+3 V$ | 480 | 800 | 1500 | mA |

Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSA}}=\mathrm{V}_{\mathrm{SSB}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Shutdown | $\mathrm{T}_{\text {SD }}$ |  | - | 145 | - | ${ }^{\circ} \mathrm{C}$ |
| Response Time: $\mathrm{V}_{\text {EN }}$ to $\mathrm{V}_{\text {OUT }}$ Turn-On: Prop Delay | $t_{\text {PLH }}$ | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}($ Note 3) | - | 2.5 | - | $\mu \mathrm{s}$ |
| Rise Time | $t_{r}$ |  | - | 4 | - | $\mu \mathrm{s}$ |
| Turn-Off: Prop Delay | $\mathrm{t}_{\text {PHL }}$ |  | - | 0.1 | - | $\mu \mathrm{S}$ |
| Fall Time | $t_{f}$ |  | - | 0.1 | - | $\mu \mathrm{s}$ |

## Pin Descriptions

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 12, 19 | $V_{\text {DD }}$ | Positive Power Supply pins; internally common and externally connect to the same Positive Supply (V+). |
| 15 | $\mathrm{V}_{\text {SSA }}$ | Negative Power Supply pin; Negative or Ground return for Switch Driver A; externally connect to the Supply (V-). |
| 16 | $\mathrm{V}_{\text {SSB }}$ | Negative Power Supply pin; Negative or Ground return for Switch Driver B; externally connect to the Supply (V-). |
| 6 | $\mathrm{V}_{\text {SS }}$ | Common Ground pin for the Input Logic Control circuits. May be used as a common ground with $V_{\text {SSA }}$ and $\mathrm{V}_{\text {SSB }}$. |
| 8, 5 | A1, $\overline{\mathrm{B} 1}$ | Input pins used to control the direction of output load current to/from OUTA and OUTB, respectively. When connected, A 1 and $\overline{\mathrm{B} 1}$ can be controlled from the same logic signal to change the directional rotation of a motor. |
| 9, 3 | A2, B2 | Input pins used to force a low state on OUTA and OUTB, respectively. When connected, A2 and B2 can be controlled from the same logic signal to activate Dynamic Braking of a motor. |
| $7,4$ | ENA, ENB | Inny pinewoed to Enable Switch Driver A and Syitch Driver B, respectively. When Low, the respective <br>  (1) R naj be a se, rardely P IN/M cottoll id is Half H.Suit b Divers. |
| 14, 17 | OUTA, OUTB | Respectively, Switch Driver A and Switch Driver B Output pins. |
| 2 | ILF | Current Limiting Fault Output Flag pin; when in a high logic state, signifies that Switch Driver A or B or both are in a Current Limiting Fault Mode. |



FIGURE 1. TYPICAL MOTOR CONTROL APPLICATION CIRCUIT SHOWING DIRECTIONAL AND BRAKING CONTROL

TRUTH TABLE


SWITCHING WAVEFORMS
$\mathrm{OH}=$ Output High (sourcing current to the output terminal)
OL = Output Low (sinking current from the output terminal)
X = Don't Care

FIGURE 2.

## Application

The HIP4020 is designed to detect load current feedback from sampling resistors of low value in the source connections of the output drivers to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {SSA }}$ and $\mathrm{V}_{\text {SSB }}$ (See Figure 1). When the sink or source current at OUTA or OUTB exceeds the preset OC (Overcurrent) limiting value of 550 mA typical, the current is held at the limiting value. If the OT (Over-Temperature) Shutdown Protection limit is exceeded, temperature sensing BiMOS circuits limit the junction temperature to $150^{\circ} \mathrm{C}$ typical.

The circuit of Figure 1 shows the Full H -Switch in a small motordrive application. The left (A) and right (B) H-Switch's are controlled from the $A$ and $B$ inputs via the $A$ and $B C O N T R O L$ LOGIC to the MOS output transistors Q1, Q2, Q3 and Q4. The circuit is intended to safely start, stop, and control rotational direction for a motor requiring no more than 0.5 A of supply current. The stop function includes a Dynamic Braking feature.

With the ENABLE Inputs Low, the MOS transistors Q1 and Q3 are OFF; which cuts-off supply current to OUTA and OUTB. With the BRAKE terminal Low and ENABLE Inputs High, either Q1 and Q4 or Q3 and Q2 will be driven into conduction by the

DIRECTION Input Control terminal. The MOS output transistor pair chosen for conduction is determined by the logic level applied to the DIRECTION control; resulting in either clockwise (CW) or counter-clockwise (CCW) shaft rotation.

When the BRAKE terminal is switched high (while holding the ENABLE input high), the gates of both Q2 and Q4 are driven high. Current flowing through Q2 (from the motor terminal OUTA) at the moment of Dynamic Braking will continue to flow through Q 2 to the $\mathrm{V}_{S S A}$ and $\mathrm{V}_{\text {SSB }}$ external connection, and then continue through diode D4 to the motor terminal OUTB. As such, the resistance of the motor winding (and the series-connected path) dissipates the kinetic energy stored in the system. Reversing rotation, current flowing through Q4 (from the motor terminal OUTB), at the moment of Dynamic Braking, would continue to flow through Q4 to the $\mathrm{V}_{\text {SSB }}$ and $\mathrm{V}_{\text {SSA }}$ tie, and then continue through diode D2 to the motor terminal OUTA, to dissipate the stored kinetic energy as previously described.

Where $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ are the Power Supply reference terminals for the Control Logic, the lowest practical supply voltage for proper logic control should be no less than 2.0V. The $V_{S S A}$ and $V_{S S B}$ terminals are separate and independent from $V_{S S}$ and may be more negative than the
$V_{S S}$ ground reference terminal. However, the maximum supply level from $V_{D D}$ to $V_{S S A}$ or $V_{S S B}$ must not be greater than the Absolute Maximum Supply Voltage rating.
Terminals A1, $\overline{\mathrm{B} 1}, \mathrm{~A} 2, \mathrm{~B} 2$, ENA and ENB are internally connected to protection circuits intended to guard the CMOS gate-oxides against damage due to electrostatic discharge. (See Figure 3) Inputs ENA, ENB, A1, $\overline{\mathrm{B} 1} \mathrm{~A} 2$ and B 2 have CD74HCT4000 Logic Interface Protection and Level Converters for TTL or CMOS Input Logic. These inputs are designed to typically provide ESD protection up to 2 kV . However, these devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.


FIGURE 3. LOGIC INPUT ESD INTERFACE PROTECTION


FIGURE 4. EQUIVALENT CONTROL LOGIC A AND B SHOWN DRIVING THE OUTA AND OUTB OUTPUT DRIVERS

## Typical Performance Curves



FIGURE 5. TYPICAL CHARACTERISTIC OF THE P-MOSFET OUTPUT DRIVER DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE, $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$


FIGURE 6. TYPICAL CHARACTERISTIC OF THE N-MOSFET OUTPUT DRIVER DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE, $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$


FIGURE 7. TYPICAL CHARACTERISTIC OF THE P AND N OUTPUT DRIVER SHORT CIRCUIT CURRENT vs SUPPLY VOLTAGE, $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$

Typical Performance Curves (Continued)


FIGURE 8. TYPICAL CHARACTERISTIC OF SATURATION VOLTAGE vS OUTPUT CURRENT USING A $\mathbf{+ 5 V}$ SUPPLY, $\mathrm{T}_{\text {AMBIENT }}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


FIGURE 9. TYPICAL CHARACTERISTIC OF SATURATION VOLTAGE vs OUTPUT CURRENT USING A $\pm 3 V$ SPLIT SUPPLY, OUTPUT REFERENCE EQUAL LOGIC GROUND, $T_{\text {AMBIENT }}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


FIGURE 10. TYPICAL CHARACTERISTIC OF SATURATION VOLTAGE vS OUTPUT CURRENT USING A $\pm 6 \mathrm{~V}$ SPLIT SUPPLY, OUTPUT REFERENCE EQUAL LOGIC GROUND, $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$

## Small Outline Plastic Packages (SOIC)



M20.3 (JEDEC MS-013-AC ISSUE C) 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.050 |  | BSC | 1.27 BSC |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 20 |  | 20 |  | 7 |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 2 6/05

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. In lil
5. The chamfer on the boay is optionar. The
index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch )
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

