

Data Sheet February 15, 2008 FN7285.3

# Dual Input, High Speed, Dual Channel Power MOSFET Driver

The EL7242/EL7252 dual input, 2-channel drivers achieve the same excellent switching performance of the EL7212 family while providing added flexibility. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Elantec drivers, the EL7242/EL7252 are excellent for driving large capacitive loads with minimal delay and switching times. "Shoot-thru" protection and latching circuits can be implemented by simply "cross-coupling" the 2-channels.

# Ordering Information

PART NUMBER	PART MARKING	PACKAGE	PKG. DWG. #
EL7242CN	EL7242CN	8 Ld PDIP	MDP0031
EL7242CNZ (Note)	EL7242CN Z	8 Ld PDIP** (Pb-free)	MDP0031
EL7242CS*	7242CS	8 Ld SOIC	MDP0027
EL7242CSZ* (Note)	7242CSZ	8 Ld SOIC (Pb-free)	MDP0027
EL7252CN	/E/Y#6/2/N/	8 🚉 F DIF	N DF 0031
EL7252CS*	7252CS	8 Ld SOIC	MDP0027
EL7252CSZ* (Note)	7252CSZ	8 Ld SOIC (Pb-free)	MDP0027

<sup>\*</sup>Add "-T7" or "-T13" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **Features**

- · Logic AND/NAND input
- 3V and 5V Input compatible
- · Clocking speeds up to 10MHz
- · 20ns Switching/delay time
- 2A Peak drive
- · Isolated drains
- · Low output impedance
- · Low quiescent current
- Wide operating voltage 4.5V to 16V
- Pb-free available (RoHS compliant)


# **Applications**


- · Short circuit protected switching
- · Undervoltage shut-down circuits
- · Switch-mode power supplies
- · Motor controls

# Office we have a second of the second of the

- · Switching capacitive loads
- Shoot-thru protection
- · Latching drivers

#### **Pinouts**





Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047

<sup>\*\*</sup>Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

#### **Absolute Maximum Ratings** (T<sub>A</sub> = +25°C)

Supply (V+ to Gnd)	16.5V
Input Pins0.3V to +0.3	3V above V+
Combined Peak Output Current	4A
Storage Temperature Range	C to +150°C

#### **Operating Conditions**

Ambient Operating	Temperature	 40°C to +85°C
Operating Junction	Temperature	 +125°C

#### **Thermal Information**

Power Dissipation
8 Ld SOIC
8 Ld PDIP*
*Pb-free PDIPs can be used for through hole wave solder processing
only. They are not intended for use in Reflow solder processing
applications.
Pb-free reflow profile see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### **DC Electrical Specifications** $T_A = +25$ °C, V = 15V, unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT			•			
V <sub>IH</sub>	Logic "1' Input Voltage		2.4			V
I <sub>IH</sub>	Logic "1' Input Current	@V+		0.1	10	μA
V <sub>IL</sub>	Logic "0' Input Voltage				0.8	V
I <sub>IL</sub>	Logic "0' Input Current	@0V		0.1	10	μA
V <sub>HVS</sub>	Input Hysteresis			0.3		V
OUTPUT			1	-	<del>!</del>	-
R <sub>OH</sub>	Pull-up Resistance	I <sub>OUT</sub> = -100mA	4 0 1	3	6	Ω
R <sub>OL</sub>	Vul-dovn Rysistan e	I <sub>O (T = +1)(m/A</sub>	ter	SI	6	Ω
I <sub>PK</sub>	Peak Output Current	Source Sink		2 2		А
I <sub>DC</sub>	Continuous Output Current	Source/Sink	100			mA
POWER SUPPLY	Y	1	1	1	1	-1
I <sub>S</sub>	Power Supply Current	Inputs High		1	2.5	mA
VS	Operating Voltage		4.5		16	V


# AC Electrical Specifications $T_A = +25$ °C, V = 15V, unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
PARAMETER	DESCRIPTION	TEST CONDITIONS	IVIIIN	IIF	IVIAA	UNITS		
SWITCHING CHARACTERISTICS								
t <sub>R</sub>	Rise Time (Note 1)	C <sub>L</sub> = 500pF C <sub>L</sub> = 1000pF			10 20	ns		
t <sub>F</sub>	Fall Time (Note 1)	C <sub>L</sub> = 500pF C <sub>L</sub> = 1000pF			10 20	ns		
t <sub>D-ON</sub>	Turn-On Delay Time (Note 1)			20	25	ns		
t <sub>D-OFF</sub>	Turn-Off Delay Time (Note 1)			20	25	ns		


#### NOTE:

 ${\bf 1.}\ \ Limits\ established\ by\ characterization\ and\ are\ not\ production\ tested.$ 


# Timing Table



# Standard Test Configuration



# Simplified Schematic



# **Typical Performance Curves**




FIGURE 1. MAX POWER/DERATING CURVES





FIGURE 2. SWITCH THRESHOLD vs SUPPLY VOLTAGE








FIGURE 4. PEAK DRIVE vs SUPPLY VOLTAGE




FIGURE 5. QUIESCENT SUPPLY CURRENT




FIGURE 6. ON-RESISTANCE vs SUPPLY VOLTAGE

intersil

### Typical Performance Curves (Continued)




FIGURE 7. AVERAGE SUPPLY CURRENT vs VOLTAGE AND FREQUENCY




FIGURE 8. AVERAGE SUPPLY CURRENT vs CAPACITIVE LOAD




FIGURE 9. RISE/FALL TIME vs LOAD




FIGURE 10. RISE/FALL TIME vs SUPPLY VOLTAGE




FIGURE 11. RISE/FALL TIME vs TEMPERATURE




FIGURE 12. PROPAGATION DELAY vs SUPPLY VOLTAGE

# Typical Performance Curves (Continued)







FIGURE 13. DELAY vs TEMPERATURE

# www.BDTIC.com/Intersil

# Small Outline Package Family (SO)







### **MDP0027**

#### **SMALL OUTLINE PACKAGE FAMILY (SO)**


	\	/\ \ / \	דחב	NOHES	om /	/In	tor	C	
SYMBOL	SO-8	SO-14	S <i>0</i> 16 (0.150")	SO 16 (0.300 1) (SOL-16)	(SOL-20)	; O2 4 (SOL-24)	(SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES:


Rev. M 2/07

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

## Plastic Dual-In-Line Packages (PDIP)







#### **MDP0031**

#### PLASTIC DUAL-IN-LINE PACKAGE

			INCHES	HES			
SYMBOL	PDIP8	PDIP14	PDIP16	PDIP18	PDIP20	TOLERANCE	NOTES
Α	0.210	0.210	0.210	0.210	0.210	MAX	
A1	0.015	0.015	0.015	0.015	0.015	MIN	
A2	0.130	0.130	0.130	0.130	0.130	±0.005	
b	0.018	0.018	0.018	0.018	0.018	±0.002	
b2	0.060	0.060	0.060	0.060	0.060	+0.010/-0.015	
С	0.010	0.010	0.010	0.010	0.010	+0.004/-0.002	
D	0.375	0.750	0.750	0.890	1.020	±0.010	1
E	0.310	0.310	0.310	0.310	0.310	+0.015/-0.010	
E1	0.250	0.250	0.250	0.250	0.250	±0.005	2
е	0.100	). 00	0.100	0.100	0.100 4	Basic	
eA	V VDVBOV V	7.300	0300	0.300	0.3 0	Basi	
eB	0.345	0.345	0.345	0.345	0.345	±0.025	
L	0.125	0.125	0.125	0.125	0.125	±0.010	
N	8	14	16	18	20	Reference	

Rev. C 2/07

#### NOTES:

- 1. Plastic or metal protrusions of 0.010" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions E and eA are measured with the leads constrained perpendicular to the seating plane.
- 4. Dimension eB is measured with the lead tips unconstrained.
- 5. 8 and 16 lead packages have half end-leads as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com